An empirical evaluation of High-Level Synthesis languages and tools for database acceleration

High Level Synthesis (HLS) languages and tools are emerging as the most promising technique to make FPGAs more accessible to software developers. Nevertheless, picking the most suitable HLS for a certain class of algorithms depends on requirements such as area and throughput, as well as on programme...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:International Conference on Field-programmable Logic and Applications s. 1 - 8
Hlavní autoři: Arcas-Abella, Oriol, Ndu, Geoffrey, Sonmez, Nehir, Ghasempour, Mohsen, Armejach, Adria, Navaridas, Javier, Wei Song, Mawer, John, Cristal, Adrian, Lujan, Mikel
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: Technical University of Munich (TUM) 01.09.2014
Témata:
Acceleration
Field programmable gate arrays
Hardware
Hardware design languages
Probes
Sorting
ISSN:1946-147X
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Abstract High Level Synthesis (HLS) languages and tools are emerging as the most promising technique to make FPGAs more accessible to software developers. Nevertheless, picking the most suitable HLS for a certain class of algorithms depends on requirements such as area and throughput, as well as on programmer experience. In this paper, we explore the different trade-offs present when using a representative set of HLS tools in the context of Database Management Systems (DBMS) acceleration. More specifically, we conduct an empirical analysis of four representative frameworks (Bluespec SystemVerilog, Altera OpenCL, LegUp and Chisel) that we utilize to accelerate commonly-used database algorithms such as sorting, the median operator, and hash joins. Through our implementation experience and empirical results for database acceleration, we conclude that the selection of the most suitable HLS depends on a set of orthogonal characteristics, which we highlight for each HLS framework.
AbstractList High Level Synthesis (HLS) languages and tools are emerging as the most promising technique to make FPGAs more accessible to software developers. Nevertheless, picking the most suitable HLS for a certain class of algorithms depends on requirements such as area and throughput, as well as on programmer experience. In this paper, we explore the different trade-offs present when using a representative set of HLS tools in the context of Database Management Systems (DBMS) acceleration. More specifically, we conduct an empirical analysis of four representative frameworks (Bluespec SystemVerilog, Altera OpenCL, LegUp and Chisel) that we utilize to accelerate commonly-used database algorithms such as sorting, the median operator, and hash joins. Through our implementation experience and empirical results for database acceleration, we conclude that the selection of the most suitable HLS depends on a set of orthogonal characteristics, which we highlight for each HLS framework.
Author Ghasempour, Mohsen
Lujan, Mikel
Sonmez, Nehir
Wei Song
Mawer, John
Cristal, Adrian
Ndu, Geoffrey
Arcas-Abella, Oriol
Navaridas, Javier
Armejach, Adria
Author_xml – sequence: 1
  givenname: Oriol
  surname: Arcas-Abella
  fullname: Arcas-Abella, Oriol
  organization: Univ. Politec. de Catalunya BarcelonaTech (UPC), Barcelona, Spain
– sequence: 2
  givenname: Geoffrey
  surname: Ndu
  fullname: Ndu, Geoffrey
  organization: Sch. of Comput. Sci., Univ. of Manchester, Manchester, UK
– sequence: 3
  givenname: Nehir
  surname: Sonmez
  fullname: Sonmez, Nehir
  organization: Barcelona Supercomput. Center (BSC), Barcelona, Spain
– sequence: 4
  givenname: Mohsen
  surname: Ghasempour
  fullname: Ghasempour, Mohsen
  organization: Sch. of Comput. Sci., Univ. of Manchester, Manchester, UK
– sequence: 5
  givenname: Adria
  surname: Armejach
  fullname: Armejach, Adria
  organization: Univ. Politec. de Catalunya BarcelonaTech (UPC), Barcelona, Spain
– sequence: 6
  givenname: Javier
  surname: Navaridas
  fullname: Navaridas, Javier
  organization: Sch. of Comput. Sci., Univ. of Manchester, Manchester, UK
– sequence: 7
  surname: Wei Song
  fullname: Wei Song
  organization: Sch. of Comput. Sci., Univ. of Manchester, Manchester, UK
– sequence: 8
  givenname: John
  surname: Mawer
  fullname: Mawer, John
  organization: Sch. of Comput. Sci., Univ. of Manchester, Manchester, UK
– sequence: 9
  givenname: Adrian
  surname: Cristal
  fullname: Cristal, Adrian
  organization: Univ. Politec. de Catalunya BarcelonaTech (UPC), Barcelona, Spain
– sequence: 10
  givenname: Mikel
  surname: Lujan
  fullname: Lujan, Mikel
  organization: Sch. of Comput. Sci., Univ. of Manchester, Manchester, UK
BookMark eNotkFFLwzAURiNMcM69C77kD3TmtmnSPo7hnFBQUMEXGbfJzRbJ0tF0g_17h-7pPHxw-Di3bBS7SIzdg5gBiPpx-dbMcgFypupcy0pesdtCCCGlkiWM2BhqqTKQ-uuGTVP6OU-ilLoq1Zh9zyOn3d733mDgdMRwwMF3kXeOr_xmmzV0pMDfT3HYUvKJB4ybA24ocYyWD10XEnddzy0O2GIijsZQoP7PcseuHYZE0wsn7HP59LFYZc3r88ti3mQGtJSZLmxhqHVKWgcoc2tri_n5YQta1RqgFA7BtE7X2mmrnVB5pdpKOFECaVNM2MO_1xPRet_7Hfan9aVG8QsolVXk
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/FPL.2014.6927484
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE/IET Electronic Library (IEL) (UW System Shared)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 3000446451
9783000446450
EndPage 8
ExternalDocumentID 6927484
Genre orig-research
GroupedDBID 6IE
6IF
6IL
6IN
AAWTH
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
OCL
RIE
RIL
ID FETCH-LOGICAL-c1744-73d3cebf64df1a42dd9da2478b176971150fa1cbf797f7d7f06286b80f051e7c3
IEDL.DBID RIE
ISSN 1946-147X
IngestDate Wed Aug 27 04:34:01 EDT 2025
IsDoiOpenAccess false
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-c1744-73d3cebf64df1a42dd9da2478b176971150fa1cbf797f7d7f06286b80f051e7c3
OpenAccessLink http://hdl.handle.net/2117/25882
PageCount 8
ParticipantIDs ieee_primary_6927484
PublicationCentury 2000
PublicationDate 2014-Sept.
PublicationDateYYYYMMDD 2014-09-01
PublicationDate_xml – month: 09
  year: 2014
  text: 2014-Sept.
PublicationDecade 2010
PublicationTitle International Conference on Field-programmable Logic and Applications
PublicationTitleAbbrev FPL
PublicationYear 2014
Publisher Technical University of Munich (TUM)
Publisher_xml – name: Technical University of Munich (TUM)
SSID ssj0000547856
Score 1.7216907
Snippet High Level Synthesis (HLS) languages and tools are emerging as the most promising technique to make FPGAs more accessible to software developers. Nevertheless,...
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms Acceleration
Field programmable gate arrays
Hardware
Hardware design languages
Probes
Sorting
Title An empirical evaluation of High-Level Synthesis languages and tools for database acceleration
URI https://ieeexplore.ieee.org/document/6927484
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEA6tePCk0opvcvBo2s1umtkcRSweSimo0IuUJJNAQXdLtxX89ya7fSB48RZyCOHLYyaTb74h5I6j1MgxYZanmglncqaV1gwHOVo_8NagrotNwHicT6dq0iL3u1wY51xNPnO92Kz_8rG06xgq60uVRunLNmkDQJOrtYunJFGYqi7WGp7lknEB0-2vZKL6w8ko0rhEbzPEr1oqtSkZHv9vEieku8_Jo5OdtTklLVd0yPtDQd3nYl7rfNC9cjctPY0MDjaKnCD68l0EP6-aV3QbnqyoLpCuyvKjosFtpZEoGg0a1dYGQ9Rsiy55Gz69Pj6zTcGEgDQIwSDDzDrjpUDPtUgRFeo04GI4SAXR-fOaW-NBgQcEHxMopckTH46mA5udkYOiLNw5oRlY6SAL3hj3gie54hZ1uNetEV4lubkgnQjNbNFoYsw2qFz-3X1FjiL6DTfrmhyslmt3Qw7t12peLW_rhfwBQR6gFQ
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEB5qFfSk0opvc_Bo2s1uutkcRSwV11KwQi9S8oSC7pbuVvDfm-z2geDFW8ghhJkkM5n55huAW6JjoYkOsCKhwNTIBAsuBNa9RCvbs0pqUTWbYMNhMpnwUQPuNrUwxpgKfGY6fljl8nWulj5U1o156Kkvd2C3R2lI6mqtTUQl8NRUVbtW9zGPMaFsss5LBrzbH6UeyEU7q0V-dVOpjEn_8H_bOIL2tioPjTb25hgaJmvB-32GzOd8VjF9oC13N8ot8hgOnHpUEHr9zpynV8wKtA5QFkhkGpV5_lEg57giDxX1Jg0JpZwpqg9GG976j-OHAV61THCyZpRiFulIGWljqi0RNNSaaxE6uUjCYs68-2cFUdIyzizTzPoSylgmgXWX0zAVnUAzyzNzCihiKjYscv4YsZQECSdKC_eyK0ktDxJ5Bi0vmum8ZsWYrqRy_vf0DewPxi_pNH0aPl_AgddEjdS6hGa5WJor2FNf5axYXFdK_QHFkaNc
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=proceeding&rft.title=International+Conference+on+Field-programmable+Logic+and+Applications&rft.atitle=An+empirical+evaluation+of+High-Level+Synthesis+languages+and+tools+for+database+acceleration&rft.au=Arcas-Abella%2C+Oriol&rft.au=Ndu%2C+Geoffrey&rft.au=Sonmez%2C+Nehir&rft.au=Ghasempour%2C+Mohsen&rft.date=2014-09-01&rft.pub=Technical+University+of+Munich+%28TUM%29&rft.issn=1946-147X&rft.spage=1&rft.epage=8&rft_id=info:doi/10.1109%2FFPL.2014.6927484&rft.externalDocID=6927484
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1946-147X&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1946-147X&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1946-147X&client=summon