Design and evaluation of clock-gating-based approximate multiplier for error-tolerant applications

The multiplier is an essential component in real-time applications. Even though approximation arithmetic affects output accuracy in multipliers, it offers a realistic avenue to constructing power area and speed-efficient digital circuits. The approximation computing technique is commonly used in err...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:International journal of reconfigurable and embedded systems Ročník 14; číslo 2; s. 398
Hlavní autori: Venkata Sudhakar, Chowdam, Potladurty, Suresh Babu, Karipireddy, Prasad Reddy
Médium: Journal Article
Jazyk:English
Vydavateľské údaje: 01.07.2025
ISSN:2089-4864, 2722-2608
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Abstract The multiplier is an essential component in real-time applications. Even though approximation arithmetic affects output accuracy in multipliers, it offers a realistic avenue to constructing power area and speed-efficient digital circuits. The approximation computing technique is commonly used in error-tolerant applications such as signal, image, and video processing. In this paper, approximate multipliers (AMs) are designed using both conventional and approximate half adders (A-HA) and full adders (A-FA), which are strategically placed to add partial products at the most significant bit (MSB) positions, and OR gates are used to add partial products at the lower significant bit (LSB). In addition, this research article demonstrates unsigned and signed multipliers using the ripple carry adder (RCA), carry save adder (CSA), conditional sum adder (COSA), carry select adder (CSLA), and clock gating technique. The proposed multipliers are implemented in Verilog hardware description language (HDL) and simulated on the Xilinx VIVADO 2021.2 design tool with target platform Artix-7 AC701 FPGA. The simulation results found that unsigned and signed approximate multiplier power consumption was reduced by 13% and 18.18% respectively and enhanced accuracy.
AbstractList The multiplier is an essential component in real-time applications. Even though approximation arithmetic affects output accuracy in multipliers, it offers a realistic avenue to constructing power area and speed-efficient digital circuits. The approximation computing technique is commonly used in error-tolerant applications such as signal, image, and video processing. In this paper, approximate multipliers (AMs) are designed using both conventional and approximate half adders (A-HA) and full adders (A-FA), which are strategically placed to add partial products at the most significant bit (MSB) positions, and OR gates are used to add partial products at the lower significant bit (LSB). In addition, this research article demonstrates unsigned and signed multipliers using the ripple carry adder (RCA), carry save adder (CSA), conditional sum adder (COSA), carry select adder (CSLA), and clock gating technique. The proposed multipliers are implemented in Verilog hardware description language (HDL) and simulated on the Xilinx VIVADO 2021.2 design tool with target platform Artix-7 AC701 FPGA. The simulation results found that unsigned and signed approximate multiplier power consumption was reduced by 13% and 18.18% respectively and enhanced accuracy.
Author Potladurty, Suresh Babu
Karipireddy, Prasad Reddy
Venkata Sudhakar, Chowdam
Author_xml – sequence: 1
  givenname: Chowdam
  orcidid: 0000-0002-0205-4470
  surname: Venkata Sudhakar
  fullname: Venkata Sudhakar, Chowdam
– sequence: 2
  givenname: Suresh Babu
  orcidid: 0009-0002-1706-5380
  surname: Potladurty
  fullname: Potladurty, Suresh Babu
– sequence: 3
  givenname: Prasad Reddy
  orcidid: 0000-0003-1192-3639
  surname: Karipireddy
  fullname: Karipireddy, Prasad Reddy
BookMark eNot0N9KwzAUBvAgE5xzz2BfIDUnzdLkUuZfGHij1-E0TUZm15SkG_r21urVOQc-Pg6_a7LoY-8IuQVWAmw03IVDcrk8gygDL4eh0ooKgAuy5DXnlEumFtPOlKZCSXFF1jkfGGNQCdBCLEnz4HLY9wX2beHO2J1wDLEvoi9sF-0n3U93v6cNZtcWOAwpfoUjjq44nroxDF1wqfAxFS6lmOgYO5ewH3-TXbBzV74hlx677Nb_c0U-nh7fty909_b8ur3fUQtSA93UtvHOtoiilg2ySvAWZatBtkrX2iMqDlZ5rKFljdpItE6jFRq8kry21YrUf702xZyT82ZI06_p2wAzs5aZtcykZQI3s5aZtKofCi5mBQ
ContentType Journal Article
DBID AAYXX
CITATION
DOI 10.11591/ijres.v14.i2.pp398-411
DatabaseName CrossRef
DatabaseTitle CrossRef
DatabaseTitleList CrossRef
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EISSN 2722-2608
ExternalDocumentID 10_11591_ijres_v14_i2_pp398_411
GroupedDBID .DC
8FE
8FG
AAKDD
AAKPC
AAYXX
ABUWG
AFFHD
AFKRA
ALMA_UNASSIGNED_HOLDINGS
ARAPS
ARCSS
AZQEC
BENPR
BGLVJ
BPHCQ
BVBZV
CCPQU
CITATION
DWQXO
GNUQQ
HCIFZ
K6V
K7-
P62
PHGZM
PHGZT
PQGLB
PQQKQ
PROAC
RNS
ID FETCH-LOGICAL-c1691-57cbfecdaa476ba0342da6d916d8979faa821c8fa71d0b856ace9ac491f8627c3
ISSN 2089-4864
IngestDate Sat Nov 29 07:45:34 EST 2025
IsDoiOpenAccess false
IsOpenAccess true
IsPeerReviewed true
IsScholarly true
Issue 2
Language English
License http://creativecommons.org/licenses/by-sa/4.0
LinkModel OpenURL
MergedId FETCHMERGED-LOGICAL-c1691-57cbfecdaa476ba0342da6d916d8979faa821c8fa71d0b856ace9ac491f8627c3
ORCID 0000-0003-1192-3639
0009-0002-1706-5380
0000-0002-0205-4470
OpenAccessLink https://doi.org/10.11591/ijres.v14.i2.pp398-411
ParticipantIDs crossref_primary_10_11591_ijres_v14_i2_pp398_411
PublicationCentury 2000
PublicationDate 2025-07-01
PublicationDateYYYYMMDD 2025-07-01
PublicationDate_xml – month: 07
  year: 2025
  text: 2025-07-01
  day: 01
PublicationDecade 2020
PublicationTitle International journal of reconfigurable and embedded systems
PublicationYear 2025
SSID ssj0001341944
Score 2.2961898
Snippet The multiplier is an essential component in real-time applications. Even though approximation arithmetic affects output accuracy in multipliers, it offers a...
SourceID crossref
SourceType Index Database
StartPage 398
Title Design and evaluation of clock-gating-based approximate multiplier for error-tolerant applications
Volume 14
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVPQU
  databaseName: Advanced Technologies & Aerospace Database
  customDbUrl:
  eissn: 2722-2608
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0001341944
  issn: 2089-4864
  databaseCode: P5Z
  dateStart: 20120301
  isFulltext: true
  titleUrlDefault: https://search.proquest.com/hightechjournals
  providerName: ProQuest
– providerCode: PRVPQU
  databaseName: Computer Science Database
  customDbUrl:
  eissn: 2722-2608
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0001341944
  issn: 2089-4864
  databaseCode: K7-
  dateStart: 20120301
  isFulltext: true
  titleUrlDefault: http://search.proquest.com/compscijour
  providerName: ProQuest
– providerCode: PRVPQU
  databaseName: East & South Asia Database (ProQuest)
  customDbUrl:
  eissn: 2722-2608
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0001341944
  issn: 2089-4864
  databaseCode: BVBZV
  dateStart: 20120301
  isFulltext: true
  titleUrlDefault: https://search.proquest.com/eastsouthasia
  providerName: ProQuest
– providerCode: PRVPQU
  databaseName: ProQuest Central
  customDbUrl:
  eissn: 2722-2608
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssj0001341944
  issn: 2089-4864
  databaseCode: BENPR
  dateStart: 20120301
  isFulltext: true
  titleUrlDefault: https://www.proquest.com/central
  providerName: ProQuest
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV1Lj9MwELaqhQMX3oi3fOCGUhqvE9tHWECcVpVY0IpL5Fdott0kSpPS_8kfYuw8yyLBHrhEVdSO3Myn-TzOzDcIveLMhg4IgQ65CijExoAr5grXxIIoqmJFtB82wU5P-fm5WM5mP_temN2G5Tnf70X5X10N98DZrnX2Gu4ejMIN-AxOhyu4Ha7_5Pj3vibDvxQYpbx99Tjw1tqdpwFbBY69TKsovs9g12r70kLXfeJlwKuqqIK62FhgM689fni8dzGWwI8nihMdCp9pp9n3pvLNWX45l8pCnDOdfPSwm_9q87WsJQQxs5LrtuL7ZFX8MPJyiNxFvZGmqdoRBp-bym5Xr99J1QyEATl_CeHbtKSxrORWus5L04nndgcbJBqKYLv4RxZcBJS3Iudz295jkDtDCsYPAjidAJVMovFxO-D6KktEwtFEdgGLne9COs_IvCzh2wDWcCTGvhjgN74cqhh9_gSmEm8oAUNJRhJvKKGu3_wGYZFwdYbL6Nt48OcU9PyQ4eEPdnWHztabPy9qsmuabH_O7qLbXd6C37Z4u4dmNr-P7vQzQXBHEQ-QauGHwd94hB8uUnwVfngCPzzCDwP88CH88BR-D9GXjx_OTj4F3RwPCACxCIOIaZVabaSkLFbSiU4aGRtITAwXTKRSchJqnkoWmoXiUSy1FVJTEaaQbzN9_Agd5UVuHyOcRkrBQ40oIYxqBhYF7Jmpm4IAuW8sn6BF_5ySspVrSf7ipqfX_8kzdGsE7HN0VFeNfYFu6l2dbauX3t2_ANp2m1k
linkProvider ProQuest
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Design+and+evaluation+of+clock-gating-based+approximate+multiplier+for+error-tolerant+applications&rft.jtitle=International+journal+of+reconfigurable+and+embedded+systems&rft.au=Venkata+Sudhakar%2C+Chowdam&rft.au=Potladurty%2C+Suresh+Babu&rft.au=Karipireddy%2C+Prasad+Reddy&rft.date=2025-07-01&rft.issn=2089-4864&rft.eissn=2722-2608&rft.volume=14&rft.issue=2&rft.spage=398&rft_id=info:doi/10.11591%2Fijres.v14.i2.pp398-411&rft.externalDBID=n%2Fa&rft.externalDocID=10_11591_ijres_v14_i2_pp398_411
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2089-4864&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2089-4864&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2089-4864&client=summon