Bufferless NoC router design for optical networks-on-chip

In large-scale tiled chip multiprocessors (TCMPs), network-on-chip (NoC) is a prevalent interconnect solution. The NoC router plays a crucial role in NoC architecture, and two primary types exist: buffered and bufferless. The latter offers a promising solution due to its streamlined design, reduced...

Full description

Saved in:
Bibliographic Details
Published in:Journal of optical communications
Main Authors: Parepalli, Ramanamma, Shama, Sanjeev, Naik, Mohan Kumar
Format: Journal Article
Language:English
Published: 10.12.2024
ISSN:0173-4911, 2191-6322
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract In large-scale tiled chip multiprocessors (TCMPs), network-on-chip (NoC) is a prevalent interconnect solution. The NoC router plays a crucial role in NoC architecture, and two primary types exist: buffered and bufferless. The latter offers a promising solution due to its streamlined design, reduced energy consumption, and hardware efficiency. This paper proposes a 2D 4 × 4 mesh NoC architecture with a novel bufferless NoC router design using XY routing algorithm. The proposed mesh network consists of routers and processing elements, with each router connected to its four adjacent peers (North, South, East, and West) and a single processing element. The proposed router design eliminates the input buffers, output buffers and crossbar switch. The novel bufferless NoC router architecture comprises of various functional blocks, including ejection and injection controllers and Data ranking based on port prioritization, and age incrementor which efficiently solves long critical path issues by dynamically changing the port priority and hence solves the deadlock issue. By leveraging efficient routing and prioritization mechanisms, the novel architecture facilitates the seamless flow of flits through the network. Optical NoCs are based on optical interconnects and optical routers, and have significant bandwidth and power advantages. Our results indicate that the proposed bufferless router can lead to significant area (30.3 %) reduction over the standard BLESS.
AbstractList In large-scale tiled chip multiprocessors (TCMPs), network-on-chip (NoC) is a prevalent interconnect solution. The NoC router plays a crucial role in NoC architecture, and two primary types exist: buffered and bufferless. The latter offers a promising solution due to its streamlined design, reduced energy consumption, and hardware efficiency. This paper proposes a 2D 4 × 4 mesh NoC architecture with a novel bufferless NoC router design using XY routing algorithm. The proposed mesh network consists of routers and processing elements, with each router connected to its four adjacent peers (North, South, East, and West) and a single processing element. The proposed router design eliminates the input buffers, output buffers and crossbar switch. The novel bufferless NoC router architecture comprises of various functional blocks, including ejection and injection controllers and Data ranking based on port prioritization, and age incrementor which efficiently solves long critical path issues by dynamically changing the port priority and hence solves the deadlock issue. By leveraging efficient routing and prioritization mechanisms, the novel architecture facilitates the seamless flow of flits through the network. Optical NoCs are based on optical interconnects and optical routers, and have significant bandwidth and power advantages. Our results indicate that the proposed bufferless router can lead to significant area (30.3 %) reduction over the standard BLESS.
Author Naik, Mohan Kumar
Shama, Sanjeev
Parepalli, Ramanamma
Author_xml – sequence: 1
  givenname: Ramanamma
  surname: Parepalli
  fullname: Parepalli, Ramanamma
  organization: Department of ECE , 56965 New Horizon College of Engineering , Bengaluru , 560103 , India
– sequence: 2
  givenname: Sanjeev
  surname: Shama
  fullname: Shama, Sanjeev
  organization: Department of ECE , 56965 New Horizon College of Engineering , Bengaluru , 560103 , India
– sequence: 3
  givenname: Mohan Kumar
  surname: Naik
  fullname: Naik, Mohan Kumar
  organization: Department of Mechatronics , Mangalore Institute of Technology and Engineering , Mangalore , India
BookMark eNp1kE9LxDAUxIOsYF336L1fIJqXNP1z1KKusOhFz-WZJpq1JiXJIn57U_Qk-C7DG2bm8DslK-edJuQc2AVIkJd7ryhnvKKM19URKTh0QGvB-YoUDBpBqw7ghGxi3LN8-ZNtXZDu-mCMDpOOsXzwfRn8IelQjjraV1caH0o_J6twKp1Onz68R-odVW92PiPHBqeoN7-6Js-3N0_9lu4e7-77qx1VIHmiiKo2XDPRNqrlHVZV09WtzBaAFkYI07BGM8M4onxBNCAljtApodtsjWJNxM-uCj7GoM2gbMJkvUsB7TQAGxYAQwYwLACGBUBu0T-tOdgPDF__5L8BVK1fOw
CitedBy_id crossref_primary_10_1515_joc_2025_0072
Cites_doi 10.1007/s10586-017-0979-0
10.47392/irjash.2021.074
10.1109/NOCS50636.2020.9241585
10.1109/ACCAI53970.2022.9752659
10.1109/ICCITM53167.2021.9677773
10.1109/TC.2019.2959307
10.1109/ACCESS.2019.2943922
10.1109/VLSID.2016.98
10.1109/ISED.2018.8704012
10.1109/IPDPS.2016.17
10.1109/MOCAST52088.2021.9493370
ContentType Journal Article
DBID AAYXX
CITATION
DOI 10.1515/joc-2024-0264
DatabaseName CrossRef
DatabaseTitle CrossRef
DatabaseTitleList CrossRef
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 2191-6322
ExternalDocumentID 10_1515_joc_2024_0264
GroupedDBID -~X
0R~
0~D
4.4
5GY
8FE
8FG
AAAEU
AADQG
AAFPC
AAGVJ
AAILP
AAJBH
AALGR
AAOUV
AAPJK
AAQCX
AARVR
AASOL
AASQH
AAXCG
AAYXX
ABAOT
ABAQN
ABFKT
ABIQR
ABJNI
ABMBZ
ABPLS
ABUVI
ABWLS
ABXMZ
ABYKJ
ACDEB
ACEFL
ACGFS
ACPMA
ACUND
ACZBO
ADEQT
ADGQD
ADGYE
ADJVZ
ADMLS
ADNPR
ADOZN
AECWL
AEDGQ
AEGVQ
AEICA
AEJTT
AEQDQ
AERZL
AEXIE
AFBAA
AFBDD
AFBQV
AFCXV
AFFHD
AFKRA
AFQUK
AFYRI
AGBEV
AHVWV
AHXUK
AIERV
AIWOI
AJATJ
AKXKS
ALMA_UNASSIGNED_HOLDINGS
ALUKF
ARAPS
ASYPN
BAKPI
BBCWN
BCIFA
BENPR
BGLVJ
CCPQU
CFGNV
CITATION
DSRVY
EBS
HCIFZ
HZ~
IY9
KDIRW
O9-
P62
PHGZM
PHGZT
PQGLB
QD8
RDG
SA.
SLJYH
UK5
WTRAM
ID FETCH-LOGICAL-c152t-aac6f2e0387c829a4479685f2e11e3f33f707e0f02aa5baaf155ad19c3e82aad3
ISSN 0173-4911
IngestDate Tue Nov 18 22:53:34 EST 2025
Sat Nov 29 07:52:47 EST 2025
IsPeerReviewed true
IsScholarly true
Language English
LinkModel OpenURL
MergedId FETCHMERGED-LOGICAL-c152t-aac6f2e0387c829a4479685f2e11e3f33f707e0f02aa5baaf155ad19c3e82aad3
ParticipantIDs crossref_citationtrail_10_1515_joc_2024_0264
crossref_primary_10_1515_joc_2024_0264
PublicationCentury 2000
PublicationDate 2024-12-10
PublicationDateYYYYMMDD 2024-12-10
PublicationDate_xml – month: 12
  year: 2024
  text: 2024-12-10
  day: 10
PublicationDecade 2020
PublicationTitle Journal of optical communications
PublicationYear 2024
References 2025052614590226481_j_joc-2024-0264_ref_001
2025052614590226481_j_joc-2024-0264_ref_012
2025052614590226481_j_joc-2024-0264_ref_002
2025052614590226481_j_joc-2024-0264_ref_010
2025052614590226481_j_joc-2024-0264_ref_005
2025052614590226481_j_joc-2024-0264_ref_006
2025052614590226481_j_joc-2024-0264_ref_003
2025052614590226481_j_joc-2024-0264_ref_004
2025052614590226481_j_joc-2024-0264_ref_009
2025052614590226481_j_joc-2024-0264_ref_007
2025052614590226481_j_joc-2024-0264_ref_008
References_xml – ident: 2025052614590226481_j_joc-2024-0264_ref_001
  doi: 10.1007/s10586-017-0979-0
– ident: 2025052614590226481_j_joc-2024-0264_ref_003
  doi: 10.47392/irjash.2021.074
– ident: 2025052614590226481_j_joc-2024-0264_ref_005
  doi: 10.1109/NOCS50636.2020.9241585
– ident: 2025052614590226481_j_joc-2024-0264_ref_002
  doi: 10.1109/ACCAI53970.2022.9752659
– ident: 2025052614590226481_j_joc-2024-0264_ref_010
  doi: 10.1109/ICCITM53167.2021.9677773
– ident: 2025052614590226481_j_joc-2024-0264_ref_012
  doi: 10.1109/TC.2019.2959307
– ident: 2025052614590226481_j_joc-2024-0264_ref_006
  doi: 10.1109/ACCESS.2019.2943922
– ident: 2025052614590226481_j_joc-2024-0264_ref_008
  doi: 10.1109/VLSID.2016.98
– ident: 2025052614590226481_j_joc-2024-0264_ref_007
  doi: 10.1109/ISED.2018.8704012
– ident: 2025052614590226481_j_joc-2024-0264_ref_009
  doi: 10.1109/IPDPS.2016.17
– ident: 2025052614590226481_j_joc-2024-0264_ref_004
  doi: 10.1109/MOCAST52088.2021.9493370
SSID ssj0000491586
Score 2.301776
Snippet In large-scale tiled chip multiprocessors (TCMPs), network-on-chip (NoC) is a prevalent interconnect solution. The NoC router plays a crucial role in NoC...
SourceID crossref
SourceType Enrichment Source
Index Database
Title Bufferless NoC router design for optical networks-on-chip
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVPQU
  databaseName: Advanced Technologies & Aerospace Database
  customDbUrl:
  eissn: 2191-6322
  dateEnd: 20250612
  omitProxy: false
  ssIdentifier: ssj0000491586
  issn: 0173-4911
  databaseCode: P5Z
  dateStart: 20150101
  isFulltext: true
  titleUrlDefault: https://search.proquest.com/hightechjournals
  providerName: ProQuest
– providerCode: PRVPQU
  databaseName: ProQuest Central
  customDbUrl:
  eissn: 2191-6322
  dateEnd: 20250612
  omitProxy: false
  ssIdentifier: ssj0000491586
  issn: 0173-4911
  databaseCode: BENPR
  dateStart: 20150101
  isFulltext: true
  titleUrlDefault: https://www.proquest.com/central
  providerName: ProQuest
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV07T8MwELagMMCAeIryUgbEAhZN7CT2CAjEAKjiJcQSua6jgkpS9aX-fM6PJgE6wMASRSfbcvwld-fL5zuEDgMJRotRH0tOQkxlnGKWyhYoQ-K3wfwpakonPN_Ed3fs5YU3Xa32gSknEGcZm0x471-hBhmArY_O_gHuYlAQwD2ADleAHa6_Av58pEuedI0Gyy-O-_nIVgHXTA1DKsx7Nn6dWQb4AOcZlo7LPMNPnTaX1aMkhSfeFH0waF17yPpeaDLsR6nqHzogsYHn7F2pcRF6Fm9GC9_mHdAvhuZdDT8EJsmhI6K6iGRMMOVOYyojAy3o44jYA8c_dHRo0lm85xKb8WATSEtjNP0B_81GFcxBvWeBARLonujuie4-jxaCOOSa0dcMX4sQG2x-_NDU-iwm6bKswginXyZQ8Uoq7sXjKlpx6-2dWTzX0JzK1tFyJVvkBuIlsh4g61lkPYusB8h6DirvO7Kb6Onq8vHiGrvKF1iCPzXEQsgoDZSmFkgWcEFpzCMWgsj3FUkJSeNGrBppIxAibAmRglco2j6XRDEQtckWqmV5praRl0bwkVJJhc68xkTQUrAwQoDfCCaXMFFHJ9MnT6RLC6-rk3STmUtdR0dF857NhzK74c5vG-6ipfK92kO1YX-k9tGiHA_fBv0Dg-gnPXJV3g
linkProvider ProQuest
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Bufferless+NoC+router+design+for+optical+networks-on-chip&rft.jtitle=Journal+of+optical+communications&rft.au=Parepalli%2C+Ramanamma&rft.au=Shama%2C+Sanjeev&rft.au=Naik%2C+Mohan+Kumar&rft.date=2024-12-10&rft.issn=0173-4911&rft.eissn=2191-6322&rft_id=info:doi/10.1515%2Fjoc-2024-0264&rft.externalDBID=n%2Fa&rft.externalDocID=10_1515_joc_2024_0264
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0173-4911&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0173-4911&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0173-4911&client=summon