Algorithms for Access Point Selection at Pre-Routing Stage

Pin accessibility has arisen as a major issue for detailed routing due to the increased number of design rules and higher pin density of modern technology nodes. The existing literature tackles this problem across many stages of the design flow: standard-cell layout, placement optimization and routi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Journal of Integrated Circuits and Systems Jg. 16; H. 2; S. 1 - 8
Hauptverfasser: Danigno, Marcelo Freire, Fogaça, Mateus, Monteiro, Eder, Ferreira, Jorge, Oliveira, André, Reis, Ricardo, Butzen, Paulo
Format: Journal Article
Sprache:Englisch
Veröffentlicht: 23.08.2021
ISSN:1807-1953, 1872-0234
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract Pin accessibility has arisen as a major issue for detailed routing due to the increased number of design rules and higher pin density of modern technology nodes. The existing literature tackles this problem across many stages of the design flow: standard-cell layout, placement optimization and routing. In our present work, we cope with the pin accessibility challenge as a pre-processing step for detailed routing. We devise five techniques to find on-track locations in which the router can access I/O pins of standard cell instances without causing design rule violations (DRVs.) We provide the algorithm complexity analyses for each of our techniques. Some of our methods tackle the complexity of checking the design rules using pessimism (i.e., they are subject to false positives). We also study the cases in which our methods are overly pessimistic and ways to overcome pessimism. Finally, we validate our techniques using the 45 and 32 nanometer designs from the ISPD 2018 contest on initial detailed routing and show that our most robust technique can find DRV-free access points for more than 99\% of the pins of the test cases in less than 5 minutes.
AbstractList Pin accessibility has arisen as a major issue for detailed routing due to the increased number of design rules and higher pin density of modern technology nodes. The existing literature tackles this problem across many stages of the design flow: standard-cell layout, placement optimization and routing. In our present work, we cope with the pin accessibility challenge as a pre-processing step for detailed routing. We devise five techniques to find on-track locations in which the router can access I/O pins of standard cell instances without causing design rule violations (DRVs.) We provide the algorithm complexity analyses for each of our techniques. Some of our methods tackle the complexity of checking the design rules using pessimism (i.e., they are subject to false positives). We also study the cases in which our methods are overly pessimistic and ways to overcome pessimism. Finally, we validate our techniques using the 45 and 32 nanometer designs from the ISPD 2018 contest on initial detailed routing and show that our most robust technique can find DRV-free access points for more than 99\% of the pins of the test cases in less than 5 minutes.
Author Monteiro, Eder
Fogaça, Mateus
Ferreira, Jorge
Reis, Ricardo
Danigno, Marcelo Freire
Oliveira, André
Butzen, Paulo
Author_xml – sequence: 1
  givenname: Marcelo Freire
  orcidid: 0000-0003-0099-5813
  surname: Danigno
  fullname: Danigno, Marcelo Freire
– sequence: 2
  givenname: Mateus
  surname: Fogaça
  fullname: Fogaça, Mateus
– sequence: 3
  givenname: Eder
  surname: Monteiro
  fullname: Monteiro, Eder
– sequence: 4
  givenname: Jorge
  surname: Ferreira
  fullname: Ferreira, Jorge
– sequence: 5
  givenname: André
  surname: Oliveira
  fullname: Oliveira, André
– sequence: 6
  givenname: Ricardo
  surname: Reis
  fullname: Reis, Ricardo
– sequence: 7
  givenname: Paulo
  surname: Butzen
  fullname: Butzen, Paulo
BookMark eNotz19LwzAUBfAgE5xzz77mC7TL_6a-laFOGDicPoc0u62RrpEkCn57uyn34dynw_ldo9kYRkDolpKS1dOtPrxL5TdVnpWU6Qs0p7piBWFczE4_qQpaS36Flin5lrBaCC0ZmaO7ZuhD9Pn9mHAXIm6cg5TwLvgx4z0M4LIPI7YZ7yIUL-Er-7HH-2x7uEGXnR0SLP9zgd4e7l_Xm2L7_Pi0braFo5LqQlKrpgFKMCKUbTWXYFvKQbSWaAta6IN2XHeKEgUMqoOVXVtZUgOF1mrFF2j11-tiSClCZz6jP9r4YygxZ7056c1ZbyY9_wWmk0_m
ContentType Journal Article
DBID AAYXX
CITATION
DOI 10.29292/jics.v16i2.128
DatabaseName CrossRef
DatabaseTitle CrossRef
DatabaseTitleList CrossRef
DeliveryMethod fulltext_linktorsrc
EISSN 1872-0234
EndPage 8
ExternalDocumentID 10_29292_jics_v16i2_128
GroupedDBID AAYXX
ALMA_UNASSIGNED_HOLDINGS
CITATION
M~E
ID FETCH-LOGICAL-c1518-51a6180642046ab835eab13e4ba08ae848d8c38f6106e2e7da5fb7a09e1eba863
ISSN 1807-1953
IngestDate Sat Nov 29 02:29:51 EST 2025
IsDoiOpenAccess false
IsOpenAccess true
IsPeerReviewed false
IsScholarly true
Issue 2
Language English
License http://creativecommons.org/licenses/by-nc-nd/4.0
LinkModel OpenURL
MergedId FETCHMERGED-LOGICAL-c1518-51a6180642046ab835eab13e4ba08ae848d8c38f6106e2e7da5fb7a09e1eba863
ORCID 0000-0003-0099-5813
OpenAccessLink https://jics.org.br/ojs/index.php/JICS/article/download/128/319
PageCount 8
ParticipantIDs crossref_primary_10_29292_jics_v16i2_128
PublicationCentury 2000
PublicationDate 2021-08-23
PublicationDateYYYYMMDD 2021-08-23
PublicationDate_xml – month: 08
  year: 2021
  text: 2021-08-23
  day: 23
PublicationDecade 2020
PublicationTitle Journal of Integrated Circuits and Systems
PublicationYear 2021
SSID ssib029448520
ssib001055766
ssib044742812
Score 2.176698
Snippet Pin accessibility has arisen as a major issue for detailed routing due to the increased number of design rules and higher pin density of modern technology...
SourceID crossref
SourceType Index Database
StartPage 1
Title Algorithms for Access Point Selection at Pre-Routing Stage
Volume 16
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
journalDatabaseRights – providerCode: PRVHPJ
  databaseName: ROAD: Directory of Open Access Scholarly Resources
  customDbUrl:
  eissn: 1872-0234
  dateEnd: 99991231
  omitProxy: false
  ssIdentifier: ssib044742812
  issn: 1807-1953
  databaseCode: M~E
  dateStart: 0
  isFulltext: true
  titleUrlDefault: https://road.issn.org
  providerName: ISSN International Centre
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV1Nb9NAEF2FwoFLBQLEt_bQAxJyiDdr75pbVSUCqa16KKg3a70eF6PIqVIn6ql_hD_LzK5jbyqQyoGLFa2cie2ZjN_Mzrxh7EBlRitTqEimExtJDL8iDTKhWS9ZWZW6tK6a8PuxOj3VFxfZ2Wj0a9sLs1moptE3N9nVf1U1rqGyqXX2H9TdC8UF_IxKxyOqHY_3Uvzh4nKJEf8Pz7RA4yDImZ0t66ZFz7CAbjZ4S9UXERUEeU5uc6coaACqX7eMEuXHo3pl17TV4Ao-A7Jzl-tu6ks3yJsagCwsloiKISiunVMSl_bllfEntbDuv31CLFm1b7qZlUPJ8BxWJMRX9FL6PkxTCJd39Z3EnWfVxEaZeWbgMXRrSkQIGuSOO04DsxOBb43Dl_SfvL9AqEd0sj9rez3exGktxnHXeb7Ds33n_ddXJWI85ETkJCB3AnIU8IA9FCrJyOuf3M6CWDrBWK3HciLDQDcZsLeUCiM7v9u-vXVPLeV-49PuRQaoKIA350_Yfqdufujt6SkbQfOMfR5siaMtcW9L3NkS722Jm5YHtsSdLT1n3-az86MvUTdsI7II-nSUxCbFC8VwdCJTUyAwB1PEU5CFmWgDWupS26muEG6nIECVJqkKZSYZxFAYnU5fsL1m2cBLxo1VQlaVMCaREv_yGCRPQVQWStp2NuYV-7C92fzKc6rkf3n2r-9_6hv2eLC7t2yvXa3hHXtkN219vXrvdPcbCYZtEA
linkProvider ISSN International Centre
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Algorithms+for+Access+Point+Selection+at+Pre-Routing+Stage&rft.jtitle=Journal+of+Integrated+Circuits+and+Systems&rft.au=Danigno%2C+Marcelo+Freire&rft.au=Foga%C3%A7a%2C+Mateus&rft.au=Monteiro%2C+Eder&rft.au=Ferreira%2C+Jorge&rft.date=2021-08-23&rft.issn=1807-1953&rft.eissn=1872-0234&rft.volume=16&rft.issue=2&rft.spage=1&rft.epage=8&rft_id=info:doi/10.29292%2Fjics.v16i2.128&rft.externalDBID=n%2Fa&rft.externalDocID=10_29292_jics_v16i2_128
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1807-1953&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1807-1953&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1807-1953&client=summon