Implementation of Clock Gating for Power Optimizing in Synchronous Design

Huffman coding is very important technique in information theory. Compression technique is the technology for reducing the amount of data used to denote any content without decreasing the quality. Furthermore, Clock gating is an effective method for decreasing power consumption in a sequence design....

Full description

Saved in:
Bibliographic Details
Published in:Tikrit journal of engineering sciences Vol. 25; no. 3; pp. 12 - 18
Main Authors: Mogheer, Hussein Shakor, Hasan, Khamees Khalaf
Format: Journal Article
Language:English
Published: Tikrit University 01.09.2018
Subjects:
ASIC
Clock Gating
data Compression
power Dissipation
ISSN:1813-162X, 2312-7589
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Huffman coding is very important technique in information theory. Compression technique is the technology for reducing the amount of data used to denote any content without decreasing the quality. Furthermore, Clock gating is an effective method for decreasing power consumption in a sequence design. It saves more power by dividing the main clock and distributing the clock to the logic blocks only when there is a need for those blocks to be activated. This paper aim to design Huffman coding and decoding process with proposing a novel method of clock gating to achieve low power consumption. Huffman design is executed by expending ASIC design procedures. With the purpose of executing the encoder and decoder structures, 130 nm typical cell technology libraries are utilized for ASIC implementation. The simulations are completed by utilizing Modelsim tool. The design of coding and decoding process has been made using Verilog HDL language. Moreover, it carried out using Quartus II 14.1 Web Edition (64-Bit).
ISSN:1813-162X
2312-7589
DOI:10.25130/tjes.25.3.03