Real Time Hardware Co - Simulation for Image Processing Algorithms Using Xilinx System Generator

The implementation of digital image processing required detailed knowledge of both hardware design and hardware description languages. This paper presents an efficient approach for the implementation of real time hardware digital image processing algorithms without requiring detailed knowledge of ha...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:International Journal on Electrical Engineering and Informatics Ročník 7; číslo 4; s. 711 - 723
Hlavní autoři: Alareqi, Mohammed, Elgouri, Rachid, Mateur, Khalid, Hlou, Laamari
Médium: Journal Article
Jazyk:angličtina
Vydáno: Bandung School of Electrical Engineering and Informatics, Bandung Institute of Techonolgy, Indonesia 01.12.2015
Témata:
Digital signal processors
Electrical engineering
Field programmable gate arrays
Image processing systems
Simulation
ISSN:2085-6830, 2087-5886
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:The implementation of digital image processing required detailed knowledge of both hardware design and hardware description languages. This paper presents an efficient approach for the implementation of real time hardware digital image processing algorithms without requiring detailed knowledge of hardware design and hardware description languages. The purpose of this work is to achieve a real time hardware implementation with higher performance in both size and speed. It focuses on the implementation of an efficient architecture for image processing algorithms like segmentation (threshold) and contrast stretching by using the fewest possible system generator blocks for DSP tool, which integrates itself with the MATLAB based Simulink graphics environment and relieves the user of the textual HDL programming. While Past research has shown that the Image enhancement techniques on FPGA based on the Xilinx System Generator. This study connect between image histogram and Image enhancement techniques depending on the type of enhancement required. This paper describes also the methodology for implementing real-time DSP applications on FPGA and concept of hardware software co-simulation for digital image processing by using the Mathworks model-based design tool Simulink / Xilinx System Generator (XSG). Performances of efficient architectures are implemented on FPGA Virtex5 (XUPV5-LX110T).
Bibliografie:SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 14
ISSN:2085-6830
2087-5886
DOI:10.15676/ijeei.2015.7.4.13