Efficient SRAM-PIM Co-design by Joint Exploration of Value-Level and Bit-Level Sparsity

Processing-in-memory (PIM) architectures mitigate the Von Neumann bottleneck by integrating computation units into memory arrays. Among PIM architectures, digital SRAMPIM has become a prominent approach, directly integrating digital logic within the SRAM array. However, the rigid crossbar architectu...

Celý popis

Podrobná bibliografia

Vydané v:	IEEE transactions on computer-aided design of integrated circuits and systems s. 1
Hlavní autori:	Duan, Cenlin, Yang, Jianlei, Wang, Yikun, Wang, Yiou, Qi, Yingjie, He, Xiaolin, Yan, Bonan, Wang, Xueyan, Jia, Xiaotao, Zhao, Weisheng
Médium:	Journal Article
Jazyk:	English
Vydavateľské údaje:	IEEE 2025
Predmet:	Accuracy Algorithm/Architecture Co-design Artificial intelligence Artificial neural networks Computational efficiency Computational modeling Computer architecture Hardware Hybrid-grained Sparsity Integrated circuit modeling Memory management Processing-In-Memory Redundancy SRAM-PIM
ISSN:	0278-0070, 1937-4151
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!