See MIPS run

This second edition is not only a thorough update of the first edition, it is also a marriage of the best-known RISC architecture--MIPS--with the best-known open-source OS--Linux. The first part of the book begins with MIPS design principles and then describes the MIPS instruction set and programmer...

Full description

Saved in:
Bibliographic Details
Main Author: Sweetman, Dominic
Format: eBook Book
Language:English
Published: San Francisco, Calif Morgan Kaufmann Publishers/Elsevier 2007
Elsevier Science & Technology
Morgan Kaufmann
Edition:2
Series:The Morgan Kaufmann Series in Computer Architecture and Design
Subjects:
Embedded computer systems
Embedded computer systems > Programming
MIPS (Computer architecture)
RISC microprocessors
ISBN:9780120884216, 0120884216
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Table of Contents:
  • Chapter 12. Debugging MIPS Designs-Debug and Profiling Features -- 12.1 The "EJTAG" On-chip Debug Unit -- 12.2 Pre-EJTAG Debug Support-Break Instruction and CP0 Watchpoints -- 12.3 PDtrace -- 12.4 Performance Counters -- Chapter 13. GNU/Linux from Eight Miles High -- 13.1 Components -- 13.2 Layering in the Kernel -- Chapter 14. How Hardware and SoftwareWork Together -- 14.1 The Life and Times of an Interrupt -- 14.2 Threads, Critical Regions, and Atomicity -- 14.3 What Happens on a System Call -- 14.4 How Addresses Get Translated in Linux/MIPS Systems -- Chapter 15. MIPS Specific Issues in the Linux Kernel -- 15.1 Explicit Cache Management -- 15.2 CP0 Pipeline Hazards -- 15.3 Multiprocessor Systems and Coherent Caches -- 15.4 Demon Tweaks for a Critical Routine -- Chapter 16. Linux Application Code, PIC, and Libraries -- 16.1 How Link Units Get into a Program -- 16.2 Global Offset Table (GOT) Organization -- Appendix A. MIPS Multithreading -- A.1 What Is Multithreading? -- A.2 Why Is MT Useful? -- A.3 How to Do Multithreading for MIPS -- A.4 MT in Action -- Appendix B. Other Optional Extensions to the MIPS Instruction Set -- B.1 MIPS16 and MIPS16e ASEs -- B.2 The MIPS DSP ASE -- B.3 The MDMX ASE -- MIPS Glossary -- References -- Books and Articles -- Online Resources -- Index
  • Front Cover -- See MIPS® Run -- Copyright Page -- Contents -- Foreword -- Preface -- Style and Limits -- Conventions -- Acknowledgments -- Chapter 1. RISCs and MIPS Architectures -- 1.1 Pipelines -- 1.2 The MIPS Five-Stage Pipeline -- 1.3 RISC and CISC -- 1.4 Great MIPS Chips of the Past and Present -- 1.5 MIPS Compared with CISC Architectures -- Chapter 2. MIPS Architecture -- 2.1 A Flavor of MIPS Assembly Language -- 2.2 Registers -- 2.3 Integer Multiply Unit and Registers -- 2.4 Loading and Storing: Addressing Modes -- 2.5 Data Types in Memory and Registers -- 2.6 Synthesized Instructions in Assembly Language -- 2.7 MIPS I to MIPS64 ISAs: 64-Bit (and Other) Extensions -- 2.8 Basic Address Space -- 2.9 Pipeline Visibility -- Chapter 3. Coprocessor 0: MIPS Processor Control -- 3.1 CPU Control Instructions -- 3.2 Which Registers Are RelevantWhen? -- 3.3 CPU Control Registers and Their Encoding -- 3.4 CP0 Hazards-A Trap for the Unwary -- Chapter 4. How CachesWork on MIPS Processors -- 4.1 Caches and Cache Management -- 4.2 How CachesWork -- 4.3 Write-Through Caches in Early MIPS CPUs -- 4.4 Write-Back Caches in MIPS CPUs -- 4.5 Other Choices in Cache Design -- 4.6 Managing Caches -- 4.7 L2 and L3 Caches -- 4.8 Cache Configurations for MIPS CPUs -- 4.9 Programming MIPS32/64 Caches -- 4.10 Cache Efficiency -- 4.11 Reorganizing Software to Influence Cache Efficiency -- 4.12 Cache Aliases -- Chapter 5. Exceptions, Interrupts, and Initialization -- 5.1 Precise Exceptions -- 5.2 When Exceptions Happen -- 5.3 Exception Vectors:Where Exception Handling Starts -- 5.4 Exception Handling: Basics -- 5.5 Returning from an Exception -- 5.6 Nesting Exceptions -- 5.7 An Exception Routine -- 5.8 Interrupts -- 5.9 Starting Up -- 5.10 Emulating Instructions -- Chapter 6. Low-level Memory Management and the TLB -- 6.1 The TLB/MMU Hardware andWhat It Does
  • 6.2 TLB/MMU Registers Described -- 6.3 TLB/MMU Control Instructions -- 6.4 Programming the TLB -- 6.5 Hardware-Friendly Page Tables and Refill Mechanism -- 6.6 Everyday Use of the MIPS TLB -- 6.7 Memory Management in a Simpler OS -- Chapter 7. Floating-Point Support -- 7.1 A Basic Description of Floating Point -- 7.2 The IEEE 754 Standard and Its Background -- 7.3 How IEEE Floating-Point Numbers Are Stored -- 7.4 MIPS Implementation of IEEE 754 -- 7.5 Floating-Point Registers -- 7.6 Floating-Point Exceptions/Interrupts -- 7.7 Floating-Point Control: The Control/Status Register -- 7.8 Floating-Point Implementation Register -- 7.9 Guide to FP Instructions -- 7.10 Paired-Single Floating-Point Instructions and the MIPS-3D ASE -- 7.11 Instruction Timing Requirements -- 7.12 Instruction Timing for Speed -- 7.13 Initialization and Enabling on Demand -- 7.14 Floating-Point Emulation -- Chapter 8. Complete Guide to the MIPS Instruction Set -- 8.1 A Simple Example -- 8.2 Assembly Instructions andWhat They Mean -- 8.3 Floating-Point Instructions -- 8.4 Differences in MIPS32/64 Release 1 -- 8.5 Peculiar Instructions and Their Purposes -- 8.6 Instruction Encodings -- 8.7 Instructions by Functional Group -- Chapter 9. Reading MIPS Assembly Language -- 9.1 A Simple Example -- 9.2 Syntax Overview -- 9.3 General Rules for Instructions -- 9.4 Addressing Modes -- 9.5 Object File and Memory Layout -- Chapter 10. Porting Software to the MIPS Architecture -- 10.1 Low-Level Software for MIPS Applications: A Checklist of Frequently Encountered Problems -- 10.2 Endianness:Words, Bytes, and Bit Order -- 10.3 Trouble with Visible Caches -- 10.4 Memory Access Ordering and Reordering -- 10.5 Writing it in C -- Chapter 11. MIPS Software Standards (ABIs) -- 11.1 Data Representations and Alignment -- 11.2 Argument Passing and Stack Conventions for MIPS ABIs