Designer’s Guide to VHDL (3rd Edition)

VHDL, the IEEE standard hardware description language for describing digital electronic systems, allows engineers to describe the structure and specify the function of a digital system as well as simulate and test it before manufacturing. In addition, designers use VHDL to synthesize a more detailed...

Celý popis

Uloženo v:
Podrobná bibliografie
Hlavní autor: Ashenden, Peter J.
Médium: E-kniha Kniha
Jazyk:angličtina
Vydáno: Amsterdam ; Boston Elsevier 2008
Morgan Kaufmann
Elsevier Science & Technology
Vydání:3
Edice:The Morgan Kaufmann series in systems on silicon
Témata:
ISBN:9780120887859, 0120887851
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:VHDL, the IEEE standard hardware description language for describing digital electronic systems, allows engineers to describe the structure and specify the function of a digital system as well as simulate and test it before manufacturing. In addition, designers use VHDL to synthesize a more detailed structure of the design, freeing them to concentrate on more strategic design decisions and reduce time to market. Adopted by designers around the world, the VHDL family-of-standards have recently been revised to address a range of issues, including portability across synthesis tools. This best-selling comprehensive tutorial for the language and authoritative reference on its use in hardware design at all levels, from system to gates, has been revised to reflect the new IEEE standard, VHDL-2001. The author presents the entire description language and builds a modeling methodology based on successful software engineering techniques. This second edition updates the first, retaining the author’s unique ability to teach this complex subject to a broad audience of students and practicing professionals.
Bibliografie:Includes bibliographical references (p. 889-890) and index
ISBN:9780120887859
0120887851
DOI:10.1016/B978-0-12-088785-9.X0001-9