An FPGA-based Solution for Convolution Operation Acceleration

Hardware-based acceleration is an extensive attempt to facilitate many computationally-intensive mathematics operations. This paper proposes an FPGA-based architecture to accelerate the convolution operation - a complex and expensive computing step that appears in many Convolutional Neural Network m...

Full description

Bibliographic Details

Published in:	arXiv.org
Main Authors:	Trung Dinh Pham, Bao Gia Bach, Lam Trinh Luu, Minh Dinh Nguyen, Pham, Hai Duc, Khoa Bui Anh, Nguyen, Xuan Quang, Cuong Pham Quoc
Format:	Paper
Language:	English
Published:	Ithaca Cornell University Library, arXiv.org 09.06.2022
Subjects:	Artificial neural networks Computer architecture Design standards Edge computing Field programmable gate arrays Microprocessors
ISSN:	2331-8422
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!