Complexity-effective superscalar processors

The performance tradeoff between hardware complexity and clock speed is studied. First, a generic superscalar pipeline is defined. Then the specific areas of register renaming, instruction window wakeup and selection logic, and operand bypassing are analyzed. Each is modeled and Spice simulated for...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Conference Proceedings. The 24th Annual International Symposium on Computer Architecture s. 206 - 218
Hlavní autoři: Palacharla, Subbarao, Jouppi, Norman P., Smith, J. E.
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: New York, NY, USA ACM 01.01.1997
IEEE
Edice:ACM Conferences
Témata:
Clocks
Computer systems organization > Architectures > Other architectures
Computer systems organization > Dependable and fault-tolerant systems and networks
Degradation
General and reference > Cross-computing tools and techniques > Performance
Hardware
Laboratories
Logic
Magnetic heads
Microarchitecture
Networks > Network performance evaluation
Permission
Pipelines
Registers
Theory of computation > Models of computation > Concurrency
Theory of computation > Models of computation > Concurrency > Parallel computing models
ISBN:9780897919012, 0897919017
ISSN:1063-6897
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Abstract The performance tradeoff between hardware complexity and clock speed is studied. First, a generic superscalar pipeline is defined. Then the specific areas of register renaming, instruction window wakeup and selection logic, and operand bypassing are analyzed. Each is modeled and Spice simulated for feature sizes of 0.8µm, 0.35µm, and 0.18µm. Performance results and trends are expressed in terms of issue width and window size. Our analysis indicates that window wakeup and selection logic as well as operand bypass logic are likely to be the most critical in the future.A microarchitecture that simplifies wakeup and selection logic is proposed and discussed. This implementation puts chains of dependent instructions into queues, and issues instructions from multiple queues in parallel. Simulation shows little slowdown as compared with a completely flexible issue window when performance is measured in clock cycles. Furthermore, because only instructions at queue heads need to be awakened and selected, issue logic is simplified and the clock cycle is faster --- consequently overall performance is improved. By grouping dependent instructions together, the proposed microarchitecture will help minimize performance degradation due to slow bypasses in future wide-issue machines.
AbstractList The performance tradeoff between hardware complexity and clock speed is studied. First, a generic superscalar pipeline is defined. Then the specific areas of register renaming, instruction window wakeup and selection logic, and operand bypassing are analyzed. Each is modeled and Spice simulated for feature sizes of 0.8µm, 0.35µm, and 0.18µm. Performance results and trends are expressed in terms of issue width and window size. Our analysis indicates that window wakeup and selection logic as well as operand bypass logic are likely to be the most critical in the future.A microarchitecture that simplifies wakeup and selection logic is proposed and discussed. This implementation puts chains of dependent instructions into queues, and issues instructions from multiple queues in parallel. Simulation shows little slowdown as compared with a completely flexible issue window when performance is measured in clock cycles. Furthermore, because only instructions at queue heads need to be awakened and selected, issue logic is simplified and the clock cycle is faster --- consequently overall performance is improved. By grouping dependent instructions together, the proposed microarchitecture will help minimize performance degradation due to slow bypasses in future wide-issue machines.
Author Smith, J. E.
Palacharla, Subbarao
Jouppi, Norman P.
Author_xml – sequence: 1
  givenname: Subbarao
  surname: Palacharla
  fullname: Palacharla, Subbarao
  organization: Computer Sciences Department, University of Wisconsin-Madison, Madison, WI
– sequence: 2
  givenname: Norman P.
  surname: Jouppi
  fullname: Jouppi, Norman P.
  organization: Western Research Laboratory, Digital Equipment Corporation, Palo Alto, CA
– sequence: 3
  givenname: J. E.
  surname: Smith
  fullname: Smith, J. E.
  organization: Dept. of Electrical and Computer Engg., University of Wisconsin-Madison, Madison, WI
BookMark eNqNkE9LAzEQxQNWsNY9evHUkxfdOpNkk81RSv0DBS96Dkl2Aqvb7pJUsd_elfUDOJcH8x4P3u-czfb9nhi7RFghyuqOK4mgV6NwwBNWGF1DbbRBA8hnbI6gRKnGzxkrcn6H8WSFHMyc3az73dDRd3s4lhQjhUP7Rcv8OVDKwXUuLYfUB8q5T_mCnUbXZSr-dMHeHjav66dy-_L4vL7flk6o-lC6BpsoAnIHooZGNrqR4FVVcUdBk1BYxdoLKT2aqH0dldGSgiSvQ-QVigW7mnpbIrJDancuHa0COU4YzevJdGFnfd9_ZItgfzHYCYOdMIzB238FrU8tRfEDGxZb1g
ContentType Conference Proceeding
Copyright 1997 Authors
Copyright_xml – notice: 1997 Authors
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1145/264107.264201
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Xplore
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EndPage 218
ExternalDocumentID 604689
Genre orig-research
GroupedDBID 6IE
6IK
AAJGR
ACGHX
ACM
ADPZR
ALMA_UNASSIGNED_HOLDINGS
APO
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
GUFHI
OCL
RIB
RIC
RIE
23M
29F
29O
6IF
6IH
6IL
6IM
6IN
AAWTH
ACGFS
ADZIZ
CHZPO
IEGSK
IJVOP
IPLJI
M43
RIL
ZY4
ID FETCH-LOGICAL-a368t-ad1df3c12a0380d4d7d40b6552aec7e3615f8b344b19f7b8f6974ec4eb7cf2513
IEDL.DBID RIE
ISBN 9780897919012
0897919017
ISICitedReferencesCount 225
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=604689&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
ISSN 1063-6897
IngestDate Tue Aug 26 18:18:39 EDT 2025
Wed Jan 31 06:47:08 EST 2024
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MeetingName ISCA97: International Conference on Computer Architecture
MergedId FETCHMERGED-LOGICAL-a368t-ad1df3c12a0380d4d7d40b6552aec7e3615f8b344b19f7b8f6974ec4eb7cf2513
PageCount 13
ParticipantIDs ieee_primary_604689
acm_books_10_1145_264107_264201
acm_books_10_1145_264107_264201_brief
PublicationCentury 1900
PublicationDate 1997-01-01
PublicationDateYYYYMMDD 1997-01-01
PublicationDate_xml – month: 01
  year: 1997
  text: 1997-01-01
  day: 01
PublicationDecade 1990
PublicationPlace New York, NY, USA
PublicationPlace_xml – name: New York, NY, USA
PublicationSeriesTitle ACM Conferences
PublicationTitle Conference Proceedings. The 24th Annual International Symposium on Computer Architecture
PublicationTitleAbbrev ISCA
PublicationYear 1997
Publisher ACM
IEEE
Publisher_xml – name: ACM
– name: IEEE
SSID ssj0000451209
ssj0019956
Score 1.879911
Snippet The performance tradeoff between hardware complexity and clock speed is studied. First, a generic superscalar pipeline is defined. Then the specific areas of...
SourceID ieee
acm
SourceType Publisher
StartPage 206
SubjectTerms Clocks
Computer systems organization -- Architectures -- Other architectures
Computer systems organization -- Dependable and fault-tolerant systems and networks
Degradation
General and reference -- Cross-computing tools and techniques -- Performance
Hardware
Laboratories
Logic
Magnetic heads
Microarchitecture
Networks -- Network performance evaluation
Permission
Pipelines
Registers
Theory of computation -- Models of computation -- Concurrency
Theory of computation -- Models of computation -- Concurrency -- Parallel computing models
Title Complexity-effective superscalar processors
URI https://ieeexplore.ieee.org/document/604689
WOSCitedRecordID wos604689&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1JS8NAGB1s8eCpWivWNQc9TpvMTGY5i8WDlIILvYVZoQdbSVPBf-8saUUQxFMWZiB8ycy35b0HwI1ytrDWUuiklpBQp6EwqPA5j6HIUeN4VIl4fWTTKZ_Pxazl2Y5YGD8x_nxmR-E09vLNSm9CqWxMfTLHRQd0GKMJqrUrpwSaFBSYqNoGQgBsxkYnxdDPYZH6UTAR_B9riXe212jLvUnKsY8PfEI08gcUdGI6Ur_90F2JbmfS-9cDH4LBN3wvm-0c0xHYs8s-6G31G7J2OR-DuBkEQszmEyYWY7_1ZU-bdx8S-lcn66yFEazq9QC8TO6f7x5gK54AJaa8gdIUxmFdIJljnhtimCG5omWJpNXMYh_JOK4wIaoQjinuqM8srCZWMe180INPQHe5WtpTkCFFhOLE5LqwpBSlctiVDjFkGZKS0CG49maqQlawrhLQuaySIatkyCG4_WNEpeqFdUPQD0as3hPTRpXsd_br3XNwkKhkQznkAnSbemMvwb7-aBbr-ip-HV8Ddq-i
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1bS8MwGP1wU9Cn6Zw4b-uDPnZrkzRpn8UxcY6BU_ZWcoU9uI1uE_z3Jmk3EQTxqRcSKF-bfLeecwBuhdGx1pqGhkseEmpkmCkU25xHUWSoMqlXiXgbstEonU6zccWz7bEwdqL_-Ux33anv5auF3LhSWY_aZC7NarCfEIKiEqy1K6g4ohTkuKiqFoKDbPpWJ8WhncU8-WPGMucBWUW9s71GW_ZNkvRshGBToq49IKcUU-Py_Yfyinc8_ca_HvkYWt8AvmC8c00nsKfnTWhsFRyCakGfgt8OHCXm-jMseYzt5he8bJY2KLQvjxdBBSRYFKsWvPYfJveDsJJPCDmm6TrkKlYGyxjxCKeRIoopEgmaJIhryTS2sYxJBSZExJlhIjXU5hZaEi2YNDbswWdQny_m-hwCJEgmUqIiGWuSZIkw2CQGMaQZ4pzQNnSsmXKXF6zyEuqc5KUh89KQbbj7Y0Quipk2bWg6I-bLkmsjL-138evdDhwOJs_DfPg4erqEo5JY1hVHrqC-Ljb6Gg7kx3q2Km78l_IFX5ey6Q
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Conference+Proceedings.+The+24th+Annual+International+Symposium+on+Computer+Architecture&rft.atitle=Complexity-Effective+Superscalar+Processors&rft.au=Palacharla%2C+S.&rft.au=Jouppi%2C+N.P.&rft.au=Smith%2C+J.E.&rft.date=1997-01-01&rft.pub=IEEE&rft.isbn=9780897919012&rft.issn=1063-6897&rft.spage=206&rft.epage=218&rft_id=info:doi/10.1145%2F264107.264201&rft.externalDocID=604689
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1063-6897&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1063-6897&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1063-6897&client=summon