Power-efficient LDPC code decoder architecture
This paper proposes the power-efficient LDPC decoder architecture which features (1) a FIFO buffering based rapid convergence schedule which enables the decoder to accelerate the decoding throughput without increasing the required number of memory bits, (2) an intermediate message compression techni...
Saved in:
| Published in: | ISLPED '07 : proceedings of the International Symposium on Low Power Electronics and Design : Portland, Oregon, USA, August 27-29, 2007 pp. 359 - 362 |
|---|---|
| Main Authors: | , , , |
| Format: | Conference Proceeding |
| Language: | English |
| Published: |
IEEE
27.08.2007
|
| Subjects: | |
| Online Access: | Get full text |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Abstract | This paper proposes the power-efficient LDPC decoder architecture which features (1) a FIFO buffering based rapid convergence schedule which enables the decoder to accelerate the decoding throughput without increasing the required number of memory bits, (2) an intermediate message compression technique based on a clock gated shift register which reduces the read and write power dissipation for the intermediate messages. Simulation results show that the proposed decoder achieves 1.66 times faster decoding throughput, and improves the power efficiency (which is defined by the power dissipation per Mbps) up to 52% compared to the decoder based on the conventional overlapped schedule. |
|---|---|
| AbstractList | This paper proposes the power-efficient LDPC decoder architecture which features (1) a FIFO buffering based rapid convergence schedule which enables the decoder to accelerate the decoding throughput without increasing the required number of memory bits, (2) an intermediate message compression technique based on a clock gated shift register which reduces the read and write power dissipation for the intermediate messages. Simulation results show that the proposed decoder achieves 1.66 times faster decoding throughput, and improves the power efficiency (which is defined by the power dissipation per Mbps) up to 52% compared to the decoder based on the conventional overlapped schedule. |
| Author | Togawa, N Shimizu, K Goto, S Ikenaga, T |
| Author_xml | – sequence: 1 givenname: K surname: Shimizu fullname: Shimizu, K email: kazu@suou.waseda.jp organization: Dept. of Comput. Sci., Waseda Univ., Tokyo, Japan – sequence: 2 givenname: N surname: Togawa fullname: Togawa, N organization: Dept. of Comput. Sci., Waseda Univ., Tokyo, Japan – sequence: 3 givenname: T surname: Ikenaga fullname: Ikenaga, T organization: Grad. Sch. of IPS, Waseda Univ., Tokyo, Japan – sequence: 4 givenname: S surname: Goto fullname: Goto, S organization: Grad. Sch. of IPS, Waseda Univ., Tokyo, Japan |
| BookMark | eNotzk1LAzEUheEIFrQfaxdu5g9MvTfJNclSRlsLA-2i-xKTG4zojGRGxH_vSF09nM3LmYvLru9YiBuENaKmO5RWGTuNSUv2QsyRHDllwLkrsRqGNwBAVMZZfS3Wh_6bS80p5ZC5G6v28dBUoY9cRf6jVL6E1zxyGL8KL8Us-feBV_8uxHHzdGye63a_3TUPbe2V1mNtkWQMMmmTIKC6N6w5SmcQFEsDyUWy3k8_SaYA6K106QUDevAUwamFuD1nMzOfPkv-8OXnRIR6iqhfhdNA8g |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1145/1283780.1283858 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISBN | 1595937099 9781595937094 |
| EndPage | 362 |
| ExternalDocumentID | 5514297 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IL ACM ALMA_UNASSIGNED_HOLDINGS APO CBEJK GUFHI LHSKQ RIE RIL |
| ID | FETCH-LOGICAL-a344t-8152dc2f47f0c1367e4ed297103e270f9d58aa83752fc01a829fb1c1a0a5d093 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 1 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000268394000061&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| IngestDate | Wed Aug 27 02:02:04 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-a344t-8152dc2f47f0c1367e4ed297103e270f9d58aa83752fc01a829fb1c1a0a5d093 |
| PageCount | 4 |
| ParticipantIDs | ieee_primary_5514297 |
| PublicationCentury | 2000 |
| PublicationDate | 2007-08-27 |
| PublicationDateYYYYMMDD | 2007-08-27 |
| PublicationDate_xml | – month: 08 year: 2007 text: 2007-08-27 day: 27 |
| PublicationDecade | 2000 |
| PublicationTitle | ISLPED '07 : proceedings of the International Symposium on Low Power Electronics and Design : Portland, Oregon, USA, August 27-29, 2007 |
| PublicationTitleAbbrev | LPE |
| PublicationYear | 2007 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0001137984 |
| Score | 1.6564344 |
| Snippet | This paper proposes the power-efficient LDPC decoder architecture which features (1) a FIFO buffering based rapid convergence schedule which enables the... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 359 |
| SubjectTerms | clock gating Clocks Computer architecture Convergence FIFO buffer intermediate message compression technique Iterative algorithms Iterative decoding LDPC decoder message-passing schedule Parity check codes Power dissipation Read-write memory Shift registers Throughput |
| Title | Power-efficient LDPC code decoder architecture |
| URI | https://ieeexplore.ieee.org/document/5514297 |
| WOSCitedRecordID | wos000268394000061&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlZ09b8IwEIZPgDq0Sz-g6rcydKzBTuzYnmlRB4QyMLAhxz5LXUKVQn9_cwEBlbp0ipXB9imKXuvO73MAz3kjATLLHKPTA5MaAyt18MxgrtCp0iBvjcJTPZuZxcIWHXjZe2EQsb18hkMatrX8sPIbSpWNSN1Tq7vQ1TrferUO-RSRaWvkjt4jpBoJArsY4icYqn79ap_Sqsfk_H_rXsDgYMNLir3AXEIHqys4OyII9mFYUJczhi0Iopkkmb4W44R86klAetTJcalgAPPJ23z8znYtEJjLpFwz08hr8GmUOnJPdDWUGJqtCJ5hqnm0QRnnmjhVGj0XzqQ2lsILx50K3GbX0KtWFd5AYqKVRL_DgFH6XDqVl8prbkqLVqK7hT4FvvzcQi6Wu5jv_n59D6fbJGfzm-kH6K3rDT7Cif9ef3zVT-2X-QFIN450 |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlZ09T8MwEIZPpSABCx8t4psMjLi1k3Nsz4WqiFBl6NCtcuyLxNKi0vL7idOqLRILU6wMtk9R9Fp3fp8DeEwrCcAksSycHhgq8qxQ3jFNqSQrC028NgpnajjU47HJG_C08cIQUX35jDphWNfy_cwtQ6qsG9Q9NmoP9iVizFdurW1GRSTKaFzzewTKrghoFx0ICjrUv341UKn1o3_yv5VPob014kX5RmLOoEHTczjeYQi2oJOHPmeMahRENUmUPee9KDjVI0_hMY92iwVtGPVfRr0BWzdBYDZBXDBdCax3cYmq5C7w1QjJV1sRPKFY8dJ4qa2t4pRx6biwOjZlIZyw3ErPTXIBzelsSpcQ6dJg4N-RpxJdilamhXSK68KQQbJX0AqBTz5XmIvJOubrv18_wOFg9J5Nstfh2w0crVKe1U-nbqG5mC_pDg7c9-Lja35ff6Uf5LyRuw |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=ISLPED+%2707+%3A+proceedings+of+the+International+Symposium+on+Low+Power+Electronics+and+Design+%3A+Portland%2C+Oregon%2C+USA%2C+August+27-29%2C+2007&rft.atitle=Power-efficient+LDPC+code+decoder+architecture&rft.au=Shimizu%2C+K&rft.au=Togawa%2C+N&rft.au=Ikenaga%2C+T&rft.au=Goto%2C+S&rft.date=2007-08-27&rft.pub=IEEE&rft.spage=359&rft.epage=362&rft_id=info:doi/10.1145%2F1283780.1283858&rft.externalDocID=5514297 |