A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip

On-chip networks for future system-on-chip designs need simple, high performance implementations. In order to promote system-level integrity, guaranteed services (GS) need to be provided. We propose a network-on-chip (NoC) router architecture to support this, and demonstrate with a CMOS standard cel...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Design, Automation and Test in Europe S. 1226 - 1231
Hauptverfasser: Bjerregaard, Tobias, Sparso, Jens
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: Washington, DC, USA IEEE Computer Society 01.01.2005
IEEE
Schriftenreihe:ACM Conferences
Schlagworte:
Circuits
Clocks
Computer systems organization > Dependable and fault-tolerant systems and networks > Availability
Computer systems organization > Dependable and fault-tolerant systems and networks > Maintainability and maintenance
Computer systems organization > Dependable and fault-tolerant systems and networks > Reliability
General and reference > Cross-computing tools and techniques > Reliability
Hardware > Communication hardware, interfaces and storage > Buses and high-speed links
Hardware > Emerging technologies
Hardware > Very large scale integration design
Informatics
Intelligent networks
Large-scale systems
Mathematical model
Network-on-a-chip
Networks > Network architectures
Networks > Network components > Intermediate nodes > Routers
Routing
Space technology
System-on-a-chip
ISBN:9780769522883, 0769522882
ISSN:1530-1591
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:On-chip networks for future system-on-chip designs need simple, high performance implementations. In order to promote system-level integrity, guaranteed services (GS) need to be provided. We propose a network-on-chip (NoC) router architecture to support this, and demonstrate with a CMOS standard cell design. Our implementation is based on clockless circuit techniques, and thus inherently supports a modular, GALS-oriented design flow. Our router exploits virtual channels to provide connection-oriented GS, as well as connection-less best-effort (BE) routing. The architecture is highly flexible, in that support for different types of BE routing and GS arbitration can be easily plugged into the router.
Bibliographie:SourceType-Conference Papers & Proceedings-1
ObjectType-Conference Paper-1
content type line 25
ISBN:9780769522883
0769522882
ISSN:1530-1591
DOI:10.1109/DATE.2005.36