A design methodology for domain-optimized power-efficient supercomputing

As power has become the pre-eminent design constraint for future HPC systems, computational efficiency is being emphasized over simply peak performance. Recently, static benchmark codes have been used to find a power efficient architecture. Unfortunately, because compilers generate sub-optimal code,...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Veröffentlicht in:	Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis S. 1 - 12
Hauptverfasser:	Mohiyuddin, Marghoob, Murphy, Mark, Oliker, Leonid, Shalf, John, Wawrzynek, John, Williams, Samuel
Format:	Tagungsbericht
Sprache:	Englisch
Veröffentlicht:	New York, NY, USA ACM 14.11.2009
Schriftenreihe:	ACM Conferences
Schlagworte:	Codes Computer architecture Computer systems organization > Architectures > Distributed architectures > Grid computing Computer systems organization > Architectures > Parallel architectures > Multicore architectures Computer systems organization > Architectures > Serial architectures > Superscalar architectures Computing methodologies > Modeling and simulation > Simulation types and techniques > Massively parallel and high-performance simulations Costs Energy efficiency General and reference > Cross-computing tools and techniques > Design General and reference > Cross-computing tools and techniques > Performance Hardware Hardware > Electronic design automation > Modeling and parameter extraction Kernel Optimization Software Software and its engineering > Software organization and properties > Software system structures > Distributed systems organizing principles > Grid computing System analysis and design Tuning
ISBN:	1605587443, 9781605587448
ISSN:	2167-4329
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!