Sneak Path Free Reconfiguration of Via-switch Crossbars Based FPGA
FPGA that utilizes via-switches, which are a kind of nonvolatile resistive RAMs, for crossbar implementation is attracting attention due to higher integration density and performance. However, programming via-switches arbitrarily in a crossbar is not trivial since a programming current must be provi...
Uložené v:
| Vydané v: | 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) s. 1 - 8 |
|---|---|
| Hlavní autori: | , , |
| Médium: | Konferenčný príspevok.. |
| Jazyk: | English |
| Vydavateľské údaje: |
ACM
05.11.2018
|
| Predmet: | |
| ISSN: | 1558-2434 |
| On-line prístup: | Získať plný text |
| Tagy: |
Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
|
| Abstract | FPGA that utilizes via-switches, which are a kind of nonvolatile resistive RAMs, for crossbar implementation is attracting attention due to higher integration density and performance. However, programming via-switches arbitrarily in a crossbar is not trivial since a programming current must be provided through signal wires that are shared by multiple via-switches. Consequently, depending on the previous programming status in sequential programming, unintentional switch programming may occur due to signal detour, which is called sneak path problem. This problem interferes the reconfiguration of via-switch FPGA, and hence countermeasures for sneak path problem are indispensable. This paper identifies the circuit status that causes sneak path problem and proposes a sneak path avoidance method that gives sneak path free programming order of via-switches in a crossbar. We prove that sneak path free programming order necessarily exists for arbitrary on-off patterns in a crossbar as long as no loops exist, and also validate the proof and the proposed method with simulation-based evaluation. Thanks to the proposed method, any practical configurations of via-switch FPGA can be successfully programmed without sneak path problem. |
|---|---|
| AbstractList | FPGA that utilizes via-switches, which are a kind of nonvolatile resistive RAMs, for crossbar implementation is attracting attention due to higher integration density and performance. However, programming via-switches arbitrarily in a crossbar is not trivial since a programming current must be provided through signal wires that are shared by multiple via-switches. Consequently, depending on the previous programming status in sequential programming, unintentional switch programming may occur due to signal detour, which is called sneak path problem. This problem interferes the reconfiguration of via-switch FPGA, and hence countermeasures for sneak path problem are indispensable. This paper identifies the circuit status that causes sneak path problem and proposes a sneak path avoidance method that gives sneak path free programming order of via-switches in a crossbar. We prove that sneak path free programming order necessarily exists for arbitrary on-off patterns in a crossbar as long as no loops exist, and also validate the proof and the proposed method with simulation-based evaluation. Thanks to the proposed method, any practical configurations of via-switch FPGA can be successfully programmed without sneak path problem. |
| Author | Hashimoto, Masanori Yu, Jaehoon Doi, Ryutaro |
| Author_xml | – sequence: 1 givenname: Ryutaro surname: Doi fullname: Doi, Ryutaro email: doi.ryutaro@ist.osaka-u.ac.jp organization: Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University – sequence: 2 givenname: Jaehoon surname: Yu fullname: Yu, Jaehoon email: yu.jaehoon@ist.osaka-u.ac.jp organization: Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University – sequence: 3 givenname: Masanori surname: Hashimoto fullname: Hashimoto, Masanori email: hasimoto@ist.osaka-u.ac.jp organization: Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University |
| BookMark | eNotjMtKAzEUQKMo2NauXbjJD0zN62aSZVucKhQsvrblTubGjo8ZSUaKf29FVwfOgTNmJ13fEWMXUsykNHCllRGlhdkvnfFHbHywQoMHUR6zkQRwhTLanLFpzq9CCOVKecgjtnjoCN_4BocdrxIRv6fQd7F9-Uo4tH3H-8ifWyzyvh3Cji9Tn3ONKfMFZmp4tVnNz9lpxPdM039O2FN1_bi8KdZ3q9vlfF2glnooQCJYKwzVOgZdCwVlHb11oByUqo4QgvXaaiV9oKYhlDZK1N5EGQWGRk_Y5d-3JaLtZ2o_MH1vHbjSSqN_ANXHSi0 |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IH CBEJK RIE RIO |
| DOI | 10.1145/3240765.3240849 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP) 1998-present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISBN | 1450359507 9781450359504 |
| EISSN | 1558-2434 |
| EndPage | 8 |
| ExternalDocumentID | 8587614 |
| Genre | orig-research |
| GroupedDBID | 123 6IE 6IF 6IH 6IL 6IN AAWTH ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS APO BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO FEDTE IEGSK IJVOP M43 OCL RIE RIL RIO |
| ID | FETCH-LOGICAL-a313t-51a56604eb3fc3b0257bf968528572bf5cc69363219ceddea16f1a394f1f0acd3 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 5 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000494640800068&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| IngestDate | Wed Aug 27 02:05:52 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-a313t-51a56604eb3fc3b0257bf968528572bf5cc69363219ceddea16f1a394f1f0acd3 |
| PageCount | 8 |
| ParticipantIDs | ieee_primary_8587614 |
| PublicationCentury | 2000 |
| PublicationDate | 2018-11-05 |
| PublicationDateYYYYMMDD | 2018-11-05 |
| PublicationDate_xml | – month: 11 year: 2018 text: 2018-11-05 day: 05 |
| PublicationDecade | 2010 |
| PublicationTitle | 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD) |
| PublicationTitleAbbrev | ICCAD |
| PublicationYear | 2018 |
| Publisher | ACM |
| Publisher_xml | – name: ACM |
| SSID | ssj0002871359 ssj0020286 |
| Score | 2.0828593 |
| Snippet | FPGA that utilizes via-switches, which are a kind of nonvolatile resistive RAMs, for crossbar implementation is attracting attention due to higher integration... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 1 |
| SubjectTerms | Crossbar Programming Field programmable gate arrays Nonvolatile Via-switch FPGA Programming Sneak Path Avoidance Switch Programming Order Switches Switching circuits Transistors Voltage control Wires |
| Title | Sneak Path Free Reconfiguration of Via-switch Crossbars Based FPGA |
| URI | https://ieeexplore.ieee.org/document/8587614 |
| WOSCitedRecordID | wos000494640800068&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV25TgMxELVCRAENR4K45YISJ_H63JJELFTRShxKF9m7Y7RC2qAc8PuMN1GgoKGy5cqakee9sT1vCLlRJffGccsgAcEkD5qlDjTDvM1LIa3mIJtmE2Y8tpNJmrfI7bYWBgCaz2fQi9PmLb-cFat4Vda3Cs9u7Fq9Y4xe12pt71Mi8xcRmjfJFi7ojZQPl6ofdeeMVr042iic-auXSgMl2cH_NnFIuj81eTTfos0RaUF9TPZ_yQl2yPCpBvdOcyR1NJsD0Jhb1qF6W63dTGeBvlaOLb4q9BUdRYD0mNjSIUJZSbP84a5LXrL759Ej2_RIYE5wsWSKOyRkA4m2DYXwyGCMD6m2KrHKJD6ootCp0AIDUwEYyhzXgTuRysDDwBWlOCHtelbDKaHAAdlQ4N6WTjqVpE4b5FueS-eVcPKMdKI1ph9rGYzpxhDnfy9fkD3kFrYp21OXpL2cr-CK7Bafy2oxv2589w3NG5hJ |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEA6lCurFRyu-zcGjaZvNY7NHW1wr1rJgld5KsjuRRdhKH_r3TbZL7cGLp4ScwgyZ75sk8w1CNyKjJtRUEQiAEU6tJJEGSVzeZjjjSlLgZbOJcDhU43GU1NDtuhYGAMrPZ9Dy0_ItP5umS39V1lbCnV3ftXpLcB50VtVa6xsVz_2ZB-cq3XILshLzoVy0vfJcKEXLj8pLZ250UynBJN7_3zYOUPO3Kg8na7w5RDUojtDehqBgA3VfCtAfOHG0DsczAOyzy8Lm78uVo_HU4rdck_l37ryFex4ijUttcdeBWYbj5OGuiV7j-1GvT6ouCUQzyhZEUO0oWYc769qUGcdhQmMjqUSgRBgYK9JURkwyF5pScMFMU2mpZhG31HZ0mrFjVC-mBZwgDBQcH7LUqExzLYJIy9AxLkO5NoJpfooa3hqTz5UQxqQyxNnfy9dopz96HkwGj8Onc7TrmIYqi_jEBaovZku4RNvp1yKfz65KP_4A7F2bkA |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=proceeding&rft.title=2018+IEEE%2FACM+International+Conference+on+Computer-Aided+Design+%28ICCAD%29&rft.atitle=Sneak+Path+Free+Reconfiguration+of+Via-switch+Crossbars+Based+FPGA&rft.au=Doi%2C+Ryutaro&rft.au=Yu%2C+Jaehoon&rft.au=Hashimoto%2C+Masanori&rft.date=2018-11-05&rft.pub=ACM&rft.eissn=1558-2434&rft.spage=1&rft.epage=8&rft_id=info:doi/10.1145%2F3240765.3240849&rft.externalDocID=8587614 |