A Complete Network-On-Chip Emulation Framework

Current Systems-On-Chip (SoC) execute applications that demand extensive parallel processing. Networks-On-Chip (NoC) provide a structured way of realizing interconnections on silicon, and obviate the limitations of bus-based solution. NoCs can have regular or ad hoc topologies, and functional valida...

Full description

Saved in:

Bibliographic Details
Published in:	Design, Automation and Test in Europe pp. 246 - 251
Main Authors:	Genko, N., Atienza, D., Micheli, G. De, Mendias, J. M., Hermida, R., Catthoor, F.
Format:	Conference Proceeding
Language:	English
Published:	Washington, DC, USA IEEE Computer Society 07.03.2005 IEEE
Series:	ACM Conferences
Subjects:	Computer systems organization > Architectures > Other architectures > Reconfigurable computing Computer systems organization > Architectures > Other architectures > Self-organizing autonomic computing Concrete Emulation Field programmable gate arrays Hardware > Communication hardware, interfaces and storage > Buses and high-speed links Hardware > Hardware validation > Functional verification > Simulation and emulation Hardware > Very large scale integration design > Application-specific VLSI designs Hardware design languages Network topology Network-on-a-chip Networks > Network protocols Scalability Silicon Switches Testing
ISBN:	9780769522883, 0769522882
ISSN:	1530-1591
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!