A High Performance Detailed Router Based on Integer Programming with Adaptive Route Guides

Detailed routing is a crucial and time-consuming stage for ASIC design. As the number and complexity of design rules increase, it is challenging to achieve high solution quality and fast speed at the same time in detailed routing. In this work, a high performance detailed routing algorithm named IPA...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:Proceedings of the ASP-DAC ... Asia and South Pacific Design Automation Conference s. 975 - 980
Hlavní autoři: Qi, Zhongdong, Hu, Shizhe, Peng, Qi, You, Hailong, Han, Chao, Zhu, Zhangming
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 22.01.2024
Témata:
Adaptive systems
Benchmark testing
Design automation
Integer programming
Navigation
Routing
Runtime
ISSN:2153-697X
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Popis
Shrnutí:Detailed routing is a crucial and time-consuming stage for ASIC design. As the number and complexity of design rules increase, it is challenging to achieve high solution quality and fast speed at the same time in detailed routing. In this work, a high performance detailed routing algorithm named IPAG with integer programming (IP) is proposed. The IP formulation uses the selection of candidate routes as decision variables. High quality candidate routes are generated by queue-based rip-up and reroute with adaptive global route guidance. A design rule checking engine which can simultaneously process nets with multiple routes is designed, to efficiently construct penalty parameters in the IP formulation. Experimental results on ISPD 2018 detailed routing benchmark show that IPAG achieves better solution quality in shorter or comparable runtime, as compared to the state-of-the-art academic detailed router.
ISSN:2153-697X
DOI:10.1109/ASP-DAC58780.2024.10473934