Automatic End-to-End Joint Optimization for Kernel Compilation on DSPs

Digital signal processors (DSPs) commonly adopt VLIW-SIMD architecture and are extensively applied in most compute-heavy embedded sensing applications. The performances for DSP kernels rely heavily on compilations and handwritten optimizations. Hand-crafted methods suffer from heavy burden on progra...

Celý popis

Podrobná bibliografia

Vydané v:	2023 60th ACM/IEEE Design Automation Conference (DAC) s. 1 - 6
Hlavní autori:	Zhao, Xiaolei, Chen, Zhaoyun, Shi, Yang, Wen, Mei, Zhang, Chunyun
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	IEEE 09.07.2023
Predmet:	Auto Tuning Code Generation Codes Digital signal processors DSP Generators Kernel Compilation Q-learning Reinforcement Learning Sensors Signal processing algorithms Space exploration
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!