BEC: Bit-Level Static Analysis for Reliability against Soft Errors
Soft errors are a type of transient digital signal corruption that occurs in digital hardware components such as the internal flip-flops of CPU pipelines, the register file, memory cells, and even internal communication buses. Soft errors are caused by environmental radioactivity, magnetic interfere...
Gespeichert in:
| Veröffentlicht in: | Proceedings / International Symposium on Code Generation and Optimization S. 283 - 295 |
|---|---|
| Hauptverfasser: | , |
| Format: | Tagungsbericht |
| Sprache: | Englisch |
| Veröffentlicht: |
IEEE
02.03.2024
|
| Schlagworte: | |
| ISSN: | 2643-2838 |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Abstract | Soft errors are a type of transient digital signal corruption that occurs in digital hardware components such as the internal flip-flops of CPU pipelines, the register file, memory cells, and even internal communication buses. Soft errors are caused by environmental radioactivity, magnetic interference, lasers, and temperature fluctuations, either unintentionally, or as part of a deliberate attempt to compromise a system and expose confidential data. We propose a bit-level error coalescing (BEC) static program analysis and its two use cases to understand and improve program reliability against soft errors. The BEC analysis tracks each bit corruption in the register file and classifies the effect of the corruption by its semantics at compile time. The usefulness of the proposed analysis is demonstrated in two scenarios, fault injection campaign pruning, and reliability-aware program transformation. Experimental results show that bit-level analysis pruned up to 30.04 % of exhaustive fault injection campaigns (13.71 % on average), without loss of accuracy. Program vulnerability was reduced by up to 13.11 % (4.94 % on average) through bit-level vulnerability-aware instruction scheduling. The analysis has been implemented within LLVM and evaluated on the RISC-V architecture. To the best of our knowledge, the proposed BEC analysis is the first bit-level compiler analysis for program reliability against soft errors. The proposed method is generic and not limited to a specific computer architecture. |
|---|---|
| AbstractList | Soft errors are a type of transient digital signal corruption that occurs in digital hardware components such as the internal flip-flops of CPU pipelines, the register file, memory cells, and even internal communication buses. Soft errors are caused by environmental radioactivity, magnetic interference, lasers, and temperature fluctuations, either unintentionally, or as part of a deliberate attempt to compromise a system and expose confidential data. We propose a bit-level error coalescing (BEC) static program analysis and its two use cases to understand and improve program reliability against soft errors. The BEC analysis tracks each bit corruption in the register file and classifies the effect of the corruption by its semantics at compile time. The usefulness of the proposed analysis is demonstrated in two scenarios, fault injection campaign pruning, and reliability-aware program transformation. Experimental results show that bit-level analysis pruned up to 30.04 % of exhaustive fault injection campaigns (13.71 % on average), without loss of accuracy. Program vulnerability was reduced by up to 13.11 % (4.94 % on average) through bit-level vulnerability-aware instruction scheduling. The analysis has been implemented within LLVM and evaluated on the RISC-V architecture. To the best of our knowledge, the proposed BEC analysis is the first bit-level compiler analysis for program reliability against soft errors. The proposed method is generic and not limited to a specific computer architecture. |
| Author | Ko, Yousun Burgstaller, Bernd |
| Author_xml | – sequence: 1 givenname: Yousun surname: Ko fullname: Ko, Yousun email: yousun.ko@yonsei.ac.kr organization: Yonsei University,Department of Computer Science and Engineering,Seoul,Republic of Korea – sequence: 2 givenname: Bernd surname: Burgstaller fullname: Burgstaller, Bernd email: bburg@yonsei.ac.kr organization: Yonsei University,Department of Computer Science and Engineering,Seoul,Republic of Korea |
| BookMark | eNo1j91KwzAYQKMouM29gUheoPXLT5vEu7XUKRQGTq_H1zaRSG0lCULfXkG9OefuwFmTi2meLCG3DHLGwNzV-0OhSgE5By5zBlJKLeUZ2RpltChAmAKMOScrXkqRcS30FVnH-A7AlWRiRaqqqe9p5VPW2i870mPC5Hu6m3Bcoo_UzYE-29Fj50efFopv6KeY6HF2iTYhzCFek0uHY7TbP2_I60PzUj9m7WH_VO_aDLmBlA2d4QKNKBCYKBka6GSnS2O1UVZxp5XrBlYC9IXjgBykQ9WD_oEoHR_Ehtz8dr219vQZ_AeG5fT_LL4B2sNLzA |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/CGO57630.2024.10444844 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Computer Science |
| EISBN | 9798350395099 |
| EISSN | 2643-2838 |
| EndPage | 295 |
| ExternalDocumentID | 10444844 |
| Genre | orig-research |
| GrantInformation_xml | – fundername: National Research Foundation of Korea (NRF) funderid: 10.13039/501100003725 – fundername: Yonsei University funderid: 10.13039/501100002573 – fundername: Institute of Information & Communications Technology Planning & Evaluation (IITP) funderid: 10.13039/501100008122 |
| GroupedDBID | 29O 6IE 6IF 6IK 6IL 6IN AAJGR ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK IPLJI OCL RIE RIL |
| ID | FETCH-LOGICAL-a290t-db923a935a01361a90b4b869e897e72f87fbd1600c5f20a204fa7c08a7c36f2d3 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 2 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=001179185400023&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| IngestDate | Wed Aug 27 02:18:25 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-a290t-db923a935a01361a90b4b869e897e72f87fbd1600c5f20a204fa7c08a7c36f2d3 |
| PageCount | 13 |
| ParticipantIDs | ieee_primary_10444844 |
| PublicationCentury | 2000 |
| PublicationDate | 2024-March-2 |
| PublicationDateYYYYMMDD | 2024-03-02 |
| PublicationDate_xml | – month: 03 year: 2024 text: 2024-March-2 day: 02 |
| PublicationDecade | 2020 |
| PublicationTitle | Proceedings / International Symposium on Code Generation and Optimization |
| PublicationTitleAbbrev | CGO |
| PublicationYear | 2024 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssj0027413 ssib057256076 |
| Score | 2.2630656 |
| Snippet | Soft errors are a type of transient digital signal corruption that occurs in digital hardware components such as the internal flip-flops of CPU pipelines, the... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 283 |
| SubjectTerms | abstract interpretation Computer architecture fault injection pruning Hardware instruction scheduling LLVM Registers reliability RISC-V Semantics soft errors Software Static analysis Transient analysis |
| Title | BEC: Bit-Level Static Analysis for Reliability against Soft Errors |
| URI | https://ieeexplore.ieee.org/document/10444844 |
| WOSCitedRecordID | wos001179185400023&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1JSwMxFA62ePBUl4o7OXhNzTaTxOOUVg9SCyr0VrKNzKWV6VTw35vMUvHgwUsIIYTwsrzvJe97D4BbRxMnrTVIJKlGnBCGlCMExT8j64RMsW-STYjZTC4Wat6S1WsujPe-dj7zo1it__Ld2m7jU1k44TxYE5z3QE-ItCFrdZsnEVF5R926s7YIaynBBKu78cNzgNYMB5OQ8lE30q-cKrVKmQ7-OZlDMPwh58H5Tu0cgT2_OgaDLjsDbA_rCciyyfgeZkWFnqJjEIywsrCwi0ICA1qF0SG5CdT9BfW7LgJWhC_hYoaTslyXmyF4m05ex4-ozZiANFW4Qs4EvKYVS3QMxUa0woYbmSovlfCC5lLkxpGAcWySU6wp5rkWFstQsDSnjp2C_mq98mcAKkc9FrmMfblOjTTBkkpMGCQVBjN2DoZRJsuPJijGshPHxR_tl-AgSr5236JXoF-VW38N9u1nVWzKm3opvwEBRJuN |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEA5aBT3VR8W3OXhNzSbZTeKxpbVirQUr9FbyWtlLK9ut4L832e1WPHjwEkIIIeQ132TmmwHg1pLYCmM04nGiEIsiiqSNIhRsRsZykWBXJZvgo5GYTuV4TVYvuTDOudL5zLVDtbTl24VZha8yf8OZ1yYY2wY7MWMEV3St-vjEPIjvIF03-lZE16TgCMu77sOLB9cUe6WQsHY91q-sKqVQ6Tf_OZ0D0Pqh58HxRvAcgi03PwLNOj8DXF_XY9Dp9Lr3sJMVaBhcg2AAlpmBdRwS6PEqDC7JVajuL6jeVebRInz1TzPs5fkiX7bAW7836Q7QOmcCUkTiAlntEZuSNFYhGFukJNZMi0Q6IbnjJBU81TbyKMfEKcGKYJYqbrDwBU1SYukJaMwXc3cKoLTEYZ6K0JepRAvtdalY-0ESrjGlZ6AV1mT2UYXFmNXLcf5H-w3YG0yeh7Ph4-jpAuyHXSiducglaBT5yl2BXfNZZMv8utzWb0zrntQ |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Proceedings+%2F+International+Symposium+on+Code+Generation+and+Optimization&rft.atitle=BEC%3A+Bit-Level+Static+Analysis+for+Reliability+against+Soft+Errors&rft.au=Ko%2C+Yousun&rft.au=Burgstaller%2C+Bernd&rft.date=2024-03-02&rft.pub=IEEE&rft.eissn=2643-2838&rft.spage=283&rft.epage=295&rft_id=info:doi/10.1109%2FCGO57630.2024.10444844&rft.externalDocID=10444844 |