Compositional Verification Using a Formal Component and Interface Specification
Property-based specification such a s SystemVerilog Assertions (SVA) uses mathematical logic to specify the temporal behavior of RTL designs which can then be formally verified using model checking algorithms. These properties are specified for a single component (which may contain other components...
Uloženo v:
| Vydáno v: | 2022 IEEE/ACM International Conference On Computer Aided Design (ICCAD) s. 1 - 9 |
|---|---|
| Hlavní autoři: | , , , |
| Médium: | Konferenční příspěvek |
| Jazyk: | angličtina |
| Vydáno: |
ACM
29.10.2022
|
| Témata: | |
| ISSN: | 1558-2434 |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Abstract | Property-based specification such a s SystemVerilog Assertions (SVA) uses mathematical logic to specify the temporal behavior of RTL designs which can then be formally verified using model checking algorithms. These properties are specified for a single component (which may contain other components in the design hierarchy). Composing design components that have already been verified requires additional verification since incorrect communication at their interface may invalidate the properties that have been checked for the individual components. This paper focuses on a specification for their interface which can be checked individually for each component, and which guarantees that refinement-based properties checked f or each component continue to hold after their composition. We do this in the setting of the Instruction-level Abstraction (ILA) specification and verification methodology. The ILA methodology provides a uniform specification f or processors, a ccelerators and general modules at the instruction-level, and the automatic generation of a complete set of correctness properties for checking that the RTL model is a refinement o f t he ILA specification. We add an interface specification to model the inter-ILA communication. Further, we use our interface specification to generate a set of interface checking properties that check that the communication between the RTL components is correct. This provides the following guarantee: if each RTL component is a refinement of its ILA specification and the interface checks pass, then the RTL composition is a refinement of the ILA composition. We have applied the proposed methodology to six case studies including parts of large-scale designs such as parts of the FlexASR and NVDLA machine learning accelerators, demonstrating the practical applicability of our method. |
|---|---|
| AbstractList | Property-based specification such a s SystemVerilog Assertions (SVA) uses mathematical logic to specify the temporal behavior of RTL designs which can then be formally verified using model checking algorithms. These properties are specified for a single component (which may contain other components in the design hierarchy). Composing design components that have already been verified requires additional verification since incorrect communication at their interface may invalidate the properties that have been checked for the individual components. This paper focuses on a specification for their interface which can be checked individually for each component, and which guarantees that refinement-based properties checked f or each component continue to hold after their composition. We do this in the setting of the Instruction-level Abstraction (ILA) specification and verification methodology. The ILA methodology provides a uniform specification f or processors, a ccelerators and general modules at the instruction-level, and the automatic generation of a complete set of correctness properties for checking that the RTL model is a refinement o f t he ILA specification. We add an interface specification to model the inter-ILA communication. Further, we use our interface specification to generate a set of interface checking properties that check that the communication between the RTL components is correct. This provides the following guarantee: if each RTL component is a refinement of its ILA specification and the interface checks pass, then the RTL composition is a refinement of the ILA composition. We have applied the proposed methodology to six case studies including parts of large-scale designs such as parts of the FlexASR and NVDLA machine learning accelerators, demonstrating the practical applicability of our method. |
| Author | Lu, Huaixi Gupta, Aarti Xing, Yue Malik, Sharad |
| Author_xml | – sequence: 1 givenname: Yue surname: Xing fullname: Xing, Yue email: yuex@princeton.edu organization: Princeton University,Princeton,USA – sequence: 2 givenname: Huaixi surname: Lu fullname: Lu, Huaixi email: huaixil@princeton.edu organization: Princeton University,Princeton,USA – sequence: 3 givenname: Aarti surname: Gupta fullname: Gupta, Aarti email: aartig@cs.princeton.edu organization: Princeton University,Princeton,USA – sequence: 4 givenname: Sharad surname: Malik fullname: Malik, Sharad email: sharad@princeton.edu organization: Princeton University,Princeton,USA |
| BookMark | eNo9jD1PwzAURQ0CiVIyszD4D6TYfn5xPKKKQqVKHaCs1bNjI6PGiZIs_HvCh5iurs6955pd5C4Hxm6lWEmp8R5Q1IBqBagtaHnGCmvqGQiwShp9zhYSsS6VBn3FinH8EEKo2khjxILt113bd2OaUpfpxN_CkGLy9F35YUz5nRPfdEM7s59lDnnilBu-zVMYIvnAX_rg_0837DLSaQzFXy7ZYfP4un4ud_un7fphV5Kq7VTKxshAEiqIygtrNc6qKgI6dLUX4IXBCjVJ5xx6cKSowWgsaq0rAwqW7O7Xm0IIx35ILQ2fRylEZVEBfAFsg1DQ |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IH CBEJK RIE RIO |
| DOI | 10.1145/3508352.3549341 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP) 1998-present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISBN | 9781450392174 1450392172 |
| EISSN | 1558-2434 |
| EndPage | 9 |
| ExternalDocumentID | 10069523 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IF 6IH 6IL 6IN AAWTH ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO FEDTE IEGSK IJVOP M43 OCL RIE RIL RIO |
| ID | FETCH-LOGICAL-a289t-1d71ea1363f2c09945fac6f35b5b8c03c075654a1bbb5c3ba2ad5f79544467323 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 2 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000981574300071&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| IngestDate | Wed Aug 27 02:46:17 EDT 2025 |
| IsDoiOpenAccess | false |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-a289t-1d71ea1363f2c09945fac6f35b5b8c03c075654a1bbb5c3ba2ad5f79544467323 |
| OpenAccessLink | https://dl.acm.org/doi/pdf/10.1145/3508352.3549341 |
| PageCount | 9 |
| ParticipantIDs | ieee_primary_10069523 |
| PublicationCentury | 2000 |
| PublicationDate | 2022-Oct.-29 |
| PublicationDateYYYYMMDD | 2022-10-29 |
| PublicationDate_xml | – month: 10 year: 2022 text: 2022-Oct.-29 day: 29 |
| PublicationDecade | 2020 |
| PublicationTitle | 2022 IEEE/ACM International Conference On Computer Aided Design (ICCAD) |
| PublicationTitleAbbrev | ICCAD |
| PublicationYear | 2022 |
| Publisher | ACM |
| Publisher_xml | – name: ACM |
| SSID | ssj0002871770 ssj0020286 |
| Score | 2.213651 |
| Snippet | Property-based specification such a s SystemVerilog Assertions (SVA) uses mathematical logic to specify the temporal behavior of RTL designs which can then be... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 1 |
| SubjectTerms | Behavioral sciences Computational modeling Computer bugs Design automation Machine learning Model checking Program processors |
| Title | Compositional Verification Using a Formal Component and Interface Specification |
| URI | https://ieeexplore.ieee.org/document/10069523 |
| WOSCitedRecordID | wos000981574300071&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwED7RigEWXkW85YE1pbHjR2ZExYBKB6i6VedHJKQqoJL293N209KFgS06xbnIzsX3ne-7A7i3VgsfkaqTWGaFIoBivCO7MsYJQfsTpqI-kxc9GpnptBy3ZPXEhQkhpOSz0I-X6Szff7plDJWRhQ9UScipAx2t1ZqstQ2oRNdfx4-vRVskUG0tn7yQD0ImZ6MvCBCJ2P99p5lK2kuGR_98i2Po_bLy2Hi735zAXqhP4XCnoOAZvEbzbtOwcM4mJK7aoBxLyQEM2TB6qXOW7qxJE8PasxQYrJA0pIb0m0E9eB8-vT0-Z23LhAwJOTVZ7nUeMBdKVNyR81dIGqoqIa20xg2EIw9ByQJza610wiJHLytdyoJgoRZcnEO3JuUXwJymteJogtEu0k_Ro-GITmvnC3raJfTi3My-1lUxZptpufpDfg0HPFIH6L_PyxvoNotluIV9t2o-vhd3aS1_APInnm0 |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LT8MwDLZgIAEXXkO8yYFrx5o0TXpGTEOMscOYdpucRyWkqaCx8ftxsm5w4cCtspq6curan-MHwK0xSriAVK3EIslyAijaWdIrra0QZJ8wNvUZ9VS_r8fjYlAXq8daGO99TD7zrXAZz_Ldu12EUBlpeDsvCDltwpbMCPgsy7XWIZXg_Kvw-dV4iwh53c0nzeSdkNHdaAmCRCJMgP81TiVak87-P9_jAJo_dXlssLY4h7DhqyPY-9VS8BhegoLXiVg4ZSMil3VYjsX0AIasE_zUKYt3VsSJYeVYDA2WSBziSPrVoia8dh6G992kHpqQIGGneZI6lXpMRS5Kbsn9yyQtzUshjTTatoUlHyGXGabGGGmFQY5OlqoggdI_U3BxAo2KmJ8Cs4p2i6P2WtlQgIoONUe0SlmX0dPOoBlkM_lY9sWYrMRy_gf9Bna6w-fepPfYf7qAXR4KCcgK8OISGvPZwl_Btv2av33OruO-fgNgJqG0 |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2022+IEEE%2FACM+International+Conference+On+Computer+Aided+Design+%28ICCAD%29&rft.atitle=Compositional+Verification+Using+a+Formal+Component+and+Interface+Specification&rft.au=Xing%2C+Yue&rft.au=Lu%2C+Huaixi&rft.au=Gupta%2C+Aarti&rft.au=Malik%2C+Sharad&rft.date=2022-10-29&rft.pub=ACM&rft.eissn=1558-2434&rft.spage=1&rft.epage=9&rft_id=info:doi/10.1145%2F3508352.3549341&rft.externalDocID=10069523 |