Optimal Memory Allocation and Scheduling for DMA Data Transfers under the LET Paradigm
The Logical Execution Time (LET) paradigm is increasingly used to achieve predictable communications in modern multicore automotive applications. Direct Memory Access (DMA) engines can perform the data copies that are needed in a LET implementation on behalf of the cores with improved parallelism an...
Uložené v:
| Vydané v: | 2021 58th ACM/IEEE Design Automation Conference (DAC) s. 1171 - 1176 |
|---|---|
| Hlavní autori: | , , , |
| Médium: | Konferenčný príspevok.. |
| Jazyk: | English |
| Vydavateľské údaje: |
IEEE
05.12.2021
|
| Predmet: | |
| On-line prístup: | Získať plný text |
| Tagy: |
Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
|
| Abstract | The Logical Execution Time (LET) paradigm is increasingly used to achieve predictable communications in modern multicore automotive applications. Direct Memory Access (DMA) engines can perform the data copies that are needed in a LET implementation on behalf of the cores with improved parallelism and reduced overheads. However, each DMA transfer operates on contiguous memory areas, and the performance is strongly dependent on the allocation in memory of the variables to be copied. This paper proposes a protocol to perform LET communications with a DMA and presents an optimal memory allocation scheme and scheduling using a mixed-integer linear programming formulation. Experimental results are reported to compare the performance of different communication approaches. |
|---|---|
| AbstractList | The Logical Execution Time (LET) paradigm is increasingly used to achieve predictable communications in modern multicore automotive applications. Direct Memory Access (DMA) engines can perform the data copies that are needed in a LET implementation on behalf of the cores with improved parallelism and reduced overheads. However, each DMA transfer operates on contiguous memory areas, and the performance is strongly dependent on the allocation in memory of the variables to be copied. This paper proposes a protocol to perform LET communications with a DMA and presents an optimal memory allocation scheme and scheduling using a mixed-integer linear programming formulation. Experimental results are reported to compare the performance of different communication approaches. |
| Author | Pazzaglia, Paolo Natale, Marco Di Casini, Daniel Biondi, Alessandro |
| Author_xml | – sequence: 1 givenname: Paolo surname: Pazzaglia fullname: Pazzaglia, Paolo organization: Saarland University,Saarbrücken,Germany – sequence: 2 givenname: Daniel surname: Casini fullname: Casini, Daniel organization: TeCIP Institute,Scuola Superiore Sant'Anna,Pisa,Italy – sequence: 3 givenname: Alessandro surname: Biondi fullname: Biondi, Alessandro organization: TeCIP Institute,Scuola Superiore Sant'Anna,Pisa,Italy – sequence: 4 givenname: Marco Di surname: Natale fullname: Natale, Marco Di organization: TeCIP Institute,Scuola Superiore Sant'Anna,Pisa,Italy |
| BookMark | eNotj8tKw0AUQEdQUGu_QIT5gdQ778kyNPUBKRWMbstM5qYNpJMySRf9ewt2c87uwHkkt3GISMgLgwVjkL-WxZJZMHLBgbNFrqzmADdknhvLtFZScCPhnszHsfOgQVl54QP53Ryn7uB6usbDkM606PuhcVM3ROpioN_NHsOp7-KOtkOi5bqgpZscrZOLY4tppKcYMNFpj7Ra1fTLJRe63eGJ3LWuH3F-9Yz8vK3q5UdWbd4_l0WVOW7NlOW8FdqisqrxBqUPKAIq2RjNA4CUTrRGhaA0yDYXzCNXyJj11ktAqb2Ykef_boeI22O6rKTz9nov_gBDJVGg |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IH CBEJK RIE RIO |
| DOI | 10.1109/DAC18074.2021.9586200 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP) 1998-present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Xplore url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| EISBN | 9781665432740 1665432748 |
| EndPage | 1176 |
| ExternalDocumentID | 9586200 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IH ACM ALMA_UNASSIGNED_HOLDINGS CBEJK RIE RIO |
| ID | FETCH-LOGICAL-a287t-92f368e585cb7e4bde3de54c762d0044a3f75dd5604f931be25e118b8b40e46b3 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 6 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000766079700196&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| IngestDate | Wed Aug 27 03:00:14 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-a287t-92f368e585cb7e4bde3de54c762d0044a3f75dd5604f931be25e118b8b40e46b3 |
| PageCount | 6 |
| ParticipantIDs | ieee_primary_9586200 |
| PublicationCentury | 2000 |
| PublicationDate | 2021-Dec.-5 |
| PublicationDateYYYYMMDD | 2021-12-05 |
| PublicationDate_xml | – month: 12 year: 2021 text: 2021-Dec.-5 day: 05 |
| PublicationDecade | 2020 |
| PublicationTitle | 2021 58th ACM/IEEE Design Automation Conference (DAC) |
| PublicationTitleAbbrev | DAC |
| PublicationYear | 2021 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssib060584060 |
| Score | 2.2081363 |
| Snippet | The Logical Execution Time (LET) paradigm is increasingly used to achieve predictable communications in modern multicore automotive applications. Direct Memory... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 1171 |
| SubjectTerms | Automotive applications Data transfer Design automation Mixed integer linear programming Multicore processing Parallel processing Protocols |
| Title | Optimal Memory Allocation and Scheduling for DMA Data Transfers under the LET Paradigm |
| URI | https://ieeexplore.ieee.org/document/9586200 |
| WOSCitedRecordID | wos000766079700196&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3LSgMxFA21uHCl0opvsnDptDOTTJMsSx-4aGvBWroredwphT5kOhX8e2-moyK4cTcEMoGbZM45c-9JCHkA1AxpaFXAbCIDjhgRaMSFwHJcMZIjQSiMtNOBGI3kbKbGFfL47YUBgKL4DBr-scjlu63d-19lTZUg_w5RoB8JIQ5era-147N7iE1hadKJQtXstjuRP-oFRWAcNcq-vy5RKTCkf_q_0c9I_ceMR8ffMHNOKrCpkekzbvW1XtGhr5T9oO2VByUfZKo3jr7gVDhfY76gSEppd9imXZ1rWiATvnRHvXcso8j-6KA3oWOdabdcrOvktd-bdJ6C8oqEQKPUyQMVp6wlATm_NQK4ccAcJNziJ875XK1mqUicQ1rDU8UiA3ECKCmMNDwE3jLsglQ32w1cEqqiVGFXLRnTXCpQ2hjeAmGljbVw_IrUfEzmb4dTMOZlOK7_br4hJz7sReFHckuqebaHO3Js3_PlLrsvpu4TPwiYuQ |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1dS8MwFA1jCvqksonf5sFHu7VNuiaPYx9M7ObAOfY20uR2DPYhXSf4773p6kTwxbdSSAv3Jj3n9N6TEPIAqBkSV0uH6UA4HDHCUYgLjuY4YwRHgpAbacdROBiIyUQOS-Rx74UBgLz5DGr2Mq_lm7Xe2l9ldRkg_3ZRoB8EnPvezq31PXtsfQ_RyS1sOp4r6-1my7ObvaAM9L1aMfrXMSo5inRP_vf-U1L9sePR4R5ozkgJVhUyfsHFvlQL2re9sp-0ubCwZMNM1crQV0yGsV3mM4q0lLb7TdpWmaI5NuFDN9S6x1KK_I9GnREdqlSZ-WxZJW_dzqjVc4pDEhyFYidzpJ-whgBk_ToOgccGmIGAa_zIGVutVSwJA2OQ2PBEMi8GPwAUFbGIuQu8EbNzUl6tV3BBqPQSiUOVYExxIUGqOOYNCLXQvgoNvyQVG5Pp-24fjGkRjqu_b9-To96oH02jp8HzNTm2KcjbQIIbUs7SLdySQ_2RzTfpXZ7GL2EXnAA |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2021+58th+ACM%2FIEEE+Design+Automation+Conference+%28DAC%29&rft.atitle=Optimal+Memory+Allocation+and+Scheduling+for+DMA+Data+Transfers+under+the+LET+Paradigm&rft.au=Pazzaglia%2C+Paolo&rft.au=Casini%2C+Daniel&rft.au=Biondi%2C+Alessandro&rft.au=Natale%2C+Marco+Di&rft.date=2021-12-05&rft.pub=IEEE&rft.spage=1171&rft.epage=1176&rft_id=info:doi/10.1109%2FDAC18074.2021.9586200&rft.externalDocID=9586200 |