A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices

The automatic generation of hardware implementations for a given algorithm is generally a difficult task, especially when data dependencies span across multiple iterations such as in iterative stencil loops (ISLs). In this paper, we introduce an automatic design flow to extract parallelism from an I...

Ausführliche Beschreibung