Architectural synthesis of performance-driven multipliers with accumulator interleaving

VLSI multipliers assume different characteristics in terms of latency, throughput and area for different target applications. This paper proposes a methodology of automatically generating a multiplier from the user's specifications of latency, throughput, and area. The entire gamut of multiplie...

Full description

Saved in:

Bibliographic Details
Published in:	30th ACM/IEEE Design Automation Conference pp. 303 - 307
Main Authors:	Ghosh, Debabrata, Nandy, S. K., Sadayappan, P., Parthasarathy, K.
Format:	Conference Proceeding
Language:	English
Published:	New York, NY, USA ACM 01.07.1993
Series:	ACM Conferences
Subjects:	Database machines Delay Design methodology Hardware > Electronic design automation > High-level and register-transfer level synthesis Hardware > Electronic design automation > High-level and register-transfer level synthesis > Datapath optimization Hardware > Electronic design automation > Logic synthesis > Circuit optimization Hardware > Integrated circuits > Logic circuits > Arithmetic and datapath circuits Hardware > Very large scale integration design Hardware > Very large scale integration design > VLSI packaging > Input > output styles Instruments Interleaved codes Logic Pipeline processing Space technology Throughput Very large scale integration
ISBN:	9780897915779, 0897915771
ISSN:	0738-100X
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!