Dynamic Verification of Sequential Consistency

In this paper, we develop the first feasibly implementable scheme for end-to-end dynamic verification of multithreaded memory systems. For multithreaded (including multiprocessor) memory systems, end-to-end correctness is defined by its memory consistency model. One such consistency model is sequent...

Full description

Saved in:

Bibliographic Details
Published in:	32nd International Symposium on Computer Architecture (ISCA'05) pp. 482 - 493
Main Authors:	Meixner, Albert, Sorin, Daniel J.
Format:	Conference Proceeding
Language:	English
Published:	Washington, DC, USA IEEE Computer Society 01.05.2005 IEEE
Series:	ACM Conferences
Subjects:	Bandwidth Bit error rate Coherence Computer architecture Computer science Computer systems organization > Architectures > Parallel architectures > Multiple instruction, multiple data Control systems General and reference > Cross-computing tools and techniques > Design Hardware Hardware > Electronic design automation > High-level and register-transfer level synthesis Hardware > Hardware validation > Functional verification Hardware > Integrated circuits Hardware > Integrated circuits > Logic circuits > Sequential circuits Hardware > Integrated circuits > Semiconductor memory Multiprocessor interconnection networks Protocols System recovery
ISBN:	076952270X, 9780769522708
ISSN:	1063-6897
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Be the first to leave a comment!