Dynamic Verification of Sequential Consistency

In this paper, we develop the first feasibly implementable scheme for end-to-end dynamic verification of multithreaded memory systems. For multithreaded (including multiprocessor) memory systems, end-to-end correctness is defined by its memory consistency model. One such consistency model is sequent...

Celý popis

Uloženo v:

Podrobná bibliografie
Vydáno v:	32nd International Symposium on Computer Architecture (ISCA'05) s. 482 - 493
Hlavní autoři:	Meixner, Albert, Sorin, Daniel J.
Médium:	Konferenční příspěvek
Jazyk:	angličtina
Vydáno:	Washington, DC, USA IEEE Computer Society 01.05.2005 IEEE
Edice:	ACM Conferences
Témata:	Bandwidth Bit error rate Coherence Computer architecture Computer science Computer systems organization > Architectures > Parallel architectures > Multiple instruction, multiple data Control systems General and reference > Cross-computing tools and techniques > Design Hardware Hardware > Electronic design automation > High-level and register-transfer level synthesis Hardware > Hardware validation > Functional verification Hardware > Integrated circuits Hardware > Integrated circuits > Logic circuits > Sequential circuits Hardware > Integrated circuits > Semiconductor memory Multiprocessor interconnection networks Protocols System recovery
ISBN:	076952270X, 9780769522708
ISSN:	1063-6897
On-line přístup:	Získat plný text
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!

Buďte první, kdo okomentuje tento záznam!