Synthesis of custom processors based on extensible platforms
Efficiency and flexibility are critical, but often conflicting, design goals in embedded system design. The recent emergence of extensible processors promises a favorable tradeoff between efficiency and flexibility, while keeping design turnaround times short. Current extensible processor design flo...
Uloženo v:
| Vydáno v: | Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design s. 641 - 648 |
|---|---|
| Hlavní autoři: | , , , |
| Médium: | Konferenční příspěvek |
| Jazyk: | angličtina |
| Vydáno: |
New York, NY, USA
ACM
10.11.2002
IEEE |
| Edice: | ACM Conferences |
| Témata: | |
| ISBN: | 0780376072, 9780780376076 |
| ISSN: | 1092-3152 |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Abstract | Efficiency and flexibility are critical, but often conflicting, design goals in embedded system design. The recent emergence of extensible processors promises a favorable tradeoff between efficiency and flexibility, while keeping design turnaround times short. Current extensible processor design flows automate several tedious tasks, but typically require designers to manually select the parts of the program that are to be implemented as custom instructions.In this work, we describe an automatic methodology to select custom instructions to augment an extensible processor, in order to maximize its efficiency for a given application program. We demonstrate that the number of custom instruction candidates grows rapidly with program size, leading to a large design space, and that the quality (speedup) of custom instructions varies significantly across this space, motivating the need for the proposed flow. Our methodology features cost functions to guide the custom instruction selection process, as well as static and dynamic pruning techniques to eliminate inferior parts of the design space from consideration. Further, we employ a two-stage process, wherein a limited number of promising instruction candidates are first selected, and then evaluated in more detail through cycle-accurate instruction set simulation and synthesis of the corresponding hardware, to identify the custom instruction combinations that result in the highest program speedup or maximize speedup under a given area constraint.We have evaluated the proposed techniques using a state-of-the-art extensible processor platform, in the context of a commercial design flow. Experiments with several benchmark programs indicate that custom processors synthesized using automatic custom instruction selection can result in large improvements in performance (upto 5.4X, average of 3.4X), energy (upto 4.5X, average of 3.2X), and energy-delay product (upto 24.2X, average of 12.6X), while speeding up the design process significantly. |
|---|---|
| AbstractList | Efficiency and flexibility are critical, but often conflicting, design goals in embedded system design. The recent emergence of extensible processors promises a favorable tradeoff between efficiency and flexibility, while keeping design turnaround times short. Current extensible processor design flows automate several tedious tasks, but typically require designers to manually select the parts of the program that are to be implemented as custom instructions.In this work, we describe an automatic methodology to select custom instructions to augment an extensible processor, in order to maximize its efficiency for a given application program. We demonstrate that the number of custom instruction candidates grows rapidly with program size, leading to a large design space, and that the quality (speedup) of custom instructions varies significantly across this space, motivating the need for the proposed flow. Our methodology features cost functions to guide the custom instruction selection process, as well as static and dynamic pruning techniques to eliminate inferior parts of the design space from consideration. Further, we employ a two-stage process, wherein a limited number of promising instruction candidates are first selected, and then evaluated in more detail through cycle-accurate instruction set simulation and synthesis of the corresponding hardware, to identify the custom instruction combinations that result in the highest program speedup or maximize speedup under a given area constraint.We have evaluated the proposed techniques using a state-of-the-art extensible processor platform, in the context of a commercial design flow. Experiments with several benchmark programs indicate that custom processors synthesized using automatic custom instruction selection can result in large improvements in performance (upto 5.4X, average of 3.4X), energy (upto 4.5X, average of 3.2X), and energy-delay product (upto 24.2X, average of 12.6X), while speeding up the design process significantly. |
| Author | Jha, Niraj K. Sun, Fei Raghunathan, Anand Ravi, Srivaths |
| Author_xml | – sequence: 1 givenname: Fei surname: Sun fullname: Sun, Fei organization: Princeton University, Princeton, NJ – sequence: 2 givenname: Srivaths surname: Ravi fullname: Ravi, Srivaths organization: C&C Research Labs, NEC USA, Princeton, NJ – sequence: 3 givenname: Anand surname: Raghunathan fullname: Raghunathan, Anand organization: C&C Research Labs, NEC USA, Princeton, NJ – sequence: 4 givenname: Niraj K. surname: Jha fullname: Jha, Niraj K. organization: Princeton University, Princeton, NJ |
| BackLink | http://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=15670838$$DView record in Pascal Francis |
| BookMark | eNqNkE1Lw0AQhhesYK09es9FT7bOZrMfAS9S_IKCB_W8zCYTjCbZmknB_nsjLXh1Lu_l4eWd51RMutiREOcSllJm-traTNt0OYYx9kicgnWgrAGbTsRUQp4ulNTpiZgzf8B4mQZj8qm4edl1wztxzUmskmLLQ2yTTR8LYo49JwGZyiR2CX0P1HEdGko2DQ5V7Fs-E8cVNkzzQ87E2_3d6-pxsX5-eFrdrheYGjUsrKucK1EW2qSlDi4HlWIZLAQotYbgdIYBdAGkMdMmd1VWElpSpEokBWomLve947CvLfHg25oLahrsKG7Zj6_luc2zEbw4gMgFNlWPXVGz3_R1i_3OS20sOOX-CrFofYjxk70E_yvS70X6vcgRvPoX6ENfU6V-AL0Ecyk |
| ContentType | Conference Proceeding |
| Copyright | 2002 ACM 2004 INIST-CNRS |
| Copyright_xml | – notice: 2002 ACM – notice: 2004 INIST-CNRS |
| DBID | IQODW 7SC 8FD JQ2 L7M L~C L~D |
| DOI | 10.1145/774572.774667 |
| DatabaseName | Pascal-Francis Computer and Information Systems Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional |
| DatabaseTitle | Computer and Information Systems Abstracts Technology Research Database Computer and Information Systems Abstracts – Academic Advanced Technologies Database with Aerospace ProQuest Computer Science Collection Computer and Information Systems Abstracts Professional |
| DatabaseTitleList | Computer and Information Systems Abstracts |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Applied Sciences Engineering |
| EndPage | 648 |
| ExternalDocumentID | 15670838 |
| Genre | Conference Paper |
| GroupedDBID | 6IE 6IH 6IK 6IL AAJGR AAVQY ACM ADPZR ALMA_UNASSIGNED_HOLDINGS APO BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK GUFHI LHSKQ OCL RIB RIC RIE RIL RIO 123 6IF 6IN AAWTH ABLEC ADZIZ CHZPO FEDTE IEGSK IJVOP IQODW M43 7SC 8FD JQ2 L7M L~C L~D |
| ID | FETCH-LOGICAL-a263t-78f88da1c562d5b89032adb70b0d550b854ab05c0e5a45698f4dea7e3e3dae303 |
| ISBN | 0780376072 9780780376076 |
| ISSN | 1092-3152 |
| IngestDate | Fri Jul 11 05:00:06 EDT 2025 Wed Apr 02 08:08:42 EDT 2025 Wed Jan 31 06:42:12 EST 2024 Sun Dec 01 06:31:10 EST 2024 |
| IsPeerReviewed | false |
| IsScholarly | false |
| Keywords | Performance evaluation Boarded computer State of the art Computer hardware Processor Circuit design Integrated circuit System design Cost function Flexibility Computer aided design |
| Language | English |
| License | Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from Permissions@acm.org CC BY 4.0 |
| LinkModel | OpenURL |
| MeetingName | ICCAD02: 2002 IEEE / ACM International Conference on Computer Aided Design |
| MergedId | FETCHMERGED-LOGICAL-a263t-78f88da1c562d5b89032adb70b0d550b854ab05c0e5a45698f4dea7e3e3dae303 |
| Notes | SourceType-Conference Papers & Proceedings-1 ObjectType-Conference Paper-1 content type line 25 |
| PQID | 31599794 |
| PQPubID | 23500 |
| PageCount | 8 |
| ParticipantIDs | acm_books_10_1145_774572_774667 proquest_miscellaneous_31599794 acm_books_10_1145_774572_774667_brief pascalfrancis_primary_15670838 |
| PublicationCentury | 2000 |
| PublicationDate | 20021110 |
| PublicationDateYYYYMMDD | 2002-11-10 |
| PublicationDate_xml | – month: 11 year: 2002 text: 20021110 day: 10 |
| PublicationDecade | 2000 |
| PublicationPlace | New York, NY, USA |
| PublicationPlace_xml | – name: New York, NY, USA – name: Piscataway NJ |
| PublicationSeriesTitle | ACM Conferences |
| PublicationTitle | Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design |
| PublicationYear | 2002 |
| Publisher | ACM IEEE |
| Publisher_xml | – name: ACM – name: IEEE |
| SSID | ssj0000450669 ssj0020286 |
| Score | 1.5869902 |
| Snippet | Efficiency and flexibility are critical, but often conflicting, design goals in embedded system design. The recent emergence of extensible processors promises... |
| SourceID | proquest pascalfrancis acm |
| SourceType | Aggregation Database Index Database Publisher |
| StartPage | 641 |
| SubjectTerms | Applied sciences Computer systems organization -- Embedded and cyber-physical systems Computer systems organization -- Real-time systems Computing methodologies -- Computer graphics Computing methodologies -- Distributed computing methodologies -- Distributed programming languages Computing methodologies -- Symbolic and algebraic manipulation -- Symbolic and algebraic algorithms Design. Technologies. Operation analysis. Testing Electronics Exact sciences and technology Integrated circuits Integrated circuits by function (including memories and processors) Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices Software and its engineering -- Software notations and tools -- Context specific languages -- Domain specific languages Theory of computation -- Design and analysis of algorithms |
| Title | Synthesis of custom processors based on extensible platforms |
| URI | https://www.proquest.com/docview/31599794 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV1Lb9NAEF7RigM3EEWER_EBTpXL2t6nRA9VBUJqG1VKQb1Za--aBlEniuOq_Htmdv1oWqSKAxcnsaK1Pd9459vZeRDyPskcc4mjsVGGxsxaFhdZZWNW0VRbdOf7AqbfT-R0qi4u9FkXp9v4dgKyrtXNjV7-V6jhHICNqbP_APcwKJyA7wA6HAF2ON5hxH81Prh6wyIJR6d3vH1jbh9uEPTdHOLDuXUYjIyBHFhfML2tRLPfNRDErmZJ2QJRvNpbhtQCbNKDJtDiaN6VDi_XL4dtqddIhAeuPmsDQ3bzcU_p2scQzFbYWu1yjLY3Py7b4MwPsZahu0iI8AkbU9P5yvzcO94PkyEWaW4O8FHHh9v0Y6Sxj6W7pXmn49IWeAvFaJ3Q1aebW0WokNWZaREKdN63AAyLZQCp5TLdhw8h5BbZkjIJuX2D_w2oLLAt7T05_cW6gkz9b9HXZGX848aAyGTKKwyjNQ28SVVogXLPmnuKcv6U7IwyiM4GzXhGHrn6Ofk0IBktqiggGY1IRh7JaFFHI5LRgOQO-fbl8_nR17hrnBGbVGTrWKpKKWuSEsit5YXSNEuNLSQtqIUVaaE4MwXlJXXcAIHWqmLWGekyl1njgNS8INv1onYvScQoKKHNpNVCMyYLpVyViUQIx4zmlZqQdyCKHPW_yUOSO8-DsPIgrAn58MA_8gK0pZqQ3Q1x5stQbiVPuJCwUMBL9fLNYQ7EjS1Tu0Xb5Blwcg2G5dWDN_OaPBl17w3ZXq9a95Y8Lq_X82a16zXkD5dDc8w |
| linkProvider | IEEE |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=IEEE%2FACM+International+Conference+on+Computer-Aided+Design+2002&rft.atitle=Synthesis+of+custom+processors+based+on+extensible+platforms&rft.au=Sun%2C+Fei&rft.au=Ravi%2C+Srivaths&rft.au=Raghunathan%2C+Anand&rft.au=Jha%2C+Niraj+K.&rft.series=ACM+Conferences&rft.date=2002-11-10&rft.pub=ACM&rft.isbn=0780376072&rft.spage=641&rft.epage=648&rft_id=info:doi/10.1145%2F774572.774667 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1092-3152&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1092-3152&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1092-3152&client=summon |