Web-Based Simulator of Superscalar RISC-V Processors
Mastering computational architectures is essential for developing fast and power-efficient programs. Our advanced simulator empowers both IT students and professionals to grasp the fundamentals of superscalar RISC-V processors, HW/SW co-design and HPC optimization techniques. With customizable proce...
Uloženo v:
| Vydáno v: | SC24-W: Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis s. 1676 - 1684 |
|---|---|
| Hlavní autoři: | , , , |
| Médium: | Konferenční příspěvek |
| Jazyk: | angličtina |
| Vydáno: |
IEEE
17.11.2024
|
| Témata: | |
| On-line přístup: | Získat plný text |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|
| Abstract | Mastering computational architectures is essential for developing fast and power-efficient programs. Our advanced simulator empowers both IT students and professionals to grasp the fundamentals of superscalar RISC-V processors, HW/SW co-design and HPC optimization techniques. With customizable processor and memory architecture, full C compiler support, and detailed runtime statistics, this tool offers a comprehensive learning experience. Enjoy the convenience of a modern, web-based GUI to enhance your understanding and skills. |
|---|---|
| AbstractList | Mastering computational architectures is essential for developing fast and power-efficient programs. Our advanced simulator empowers both IT students and professionals to grasp the fundamentals of superscalar RISC-V processors, HW/SW co-design and HPC optimization techniques. With customizable processor and memory architecture, full C compiler support, and detailed runtime statistics, this tool offers a comprehensive learning experience. Enjoy the convenience of a modern, web-based GUI to enhance your understanding and skills. |
| Author | Jaros, Jiri Vavra, Jan Horky, Jakub Majer, Michal |
| Author_xml | – sequence: 1 givenname: Jiri surname: Jaros fullname: Jaros, Jiri organization: Brno University of Technology,Faculty of Information Technology,Brno,Czech Republic – sequence: 2 givenname: Michal surname: Majer fullname: Majer, Michal email: misa@majer.cz organization: Brno University of Technology,Faculty of Information Technology,Brno,Czech Republic – sequence: 3 givenname: Jakub surname: Horky fullname: Horky, Jakub email: horkykuba@email.cz organization: Brno University of Technology,Faculty of Information Technology,Brno,Czech Republic – sequence: 4 givenname: Jan surname: Vavra fullname: Vavra, Jan email: jv369@seznam.cz organization: Brno University of Technology,Faculty of Information Technology,Brno,Czech Republic |
| BookMark | eNotzs1KAzEUQOEICmqdJ9DFvEDGm9wkkyx18KdQUBy1y3KTSWBg2ilJu_DtLejq7A7fNTvfzbvI2K2ARghw9323NigVNBKkagAkuDNWudZZ1IBaa4WXrCpl9GBAWwVWXzG1jp4_UolD3Y_b40SHOddzqvvjPuYSaKJcfyz7jn_X73kOsZQ5lxt2kWgqsfrvgn09P312r3z19rLsHlacpDYHHmgQQyA1uARJIFEwqJS3Q_AStQfy5C26EwdTwhOSdKucTE5aE6QDXLC7v-8YY9zs87il_LMRYCW0gPgLzxFF1g |
| CODEN | IEEPAD |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IL CBEJK RIE RIL |
| DOI | 10.1109/SCW63240.2024.00209 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library (IEL) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| EISBN | 9798350355543 |
| EndPage | 1684 |
| ExternalDocumentID | 10820703 |
| Genre | orig-research |
| GroupedDBID | 6IE 6IL ACM ALMA_UNASSIGNED_HOLDINGS CBEJK RIE RIL |
| ID | FETCH-LOGICAL-a256t-cad1dca4d9f0f13aac6344b8dcb235b0abab839b063ff3350a57492f9286c2903 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 0 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=001451792300171&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| IngestDate | Wed Aug 27 01:59:34 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-a256t-cad1dca4d9f0f13aac6344b8dcb235b0abab839b063ff3350a57492f9286c2903 |
| PageCount | 9 |
| ParticipantIDs | ieee_primary_10820703 |
| PublicationCentury | 2000 |
| PublicationDate | 2024-Nov.-17 |
| PublicationDateYYYYMMDD | 2024-11-17 |
| PublicationDate_xml | – month: 11 year: 2024 text: 2024-Nov.-17 day: 17 |
| PublicationDecade | 2020 |
| PublicationTitle | SC24-W: Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis |
| PublicationTitleAbbrev | SC-W |
| PublicationYear | 2024 |
| Publisher | IEEE |
| Publisher_xml | – name: IEEE |
| SSID | ssib060584085 |
| Score | 1.8894913 |
| Snippet | Mastering computational architectures is essential for developing fast and power-efficient programs. Our advanced simulator empowers both IT students and... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 1676 |
| SubjectTerms | Codes Computer architecture HW-SW Co-design Optimization Processor Simulator Program processors RISC-V Runtime Semiconductor device measurement Software development management Source coding Superscalar Processor Systems architecture Vectors Web Application |
| Title | Web-Based Simulator of Superscalar RISC-V Processors |
| URI | https://ieeexplore.ieee.org/document/10820703 |
| WOSCitedRecordID | wos001451792300171&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07TwMxDI6gYmACRBFvZWAN5HlJVioqkFBVcdB2q_KUOtCrro_fT3K9AgsDW5QMkZ1EtmN_nwG4y5znIaQgh2pOEZcpTjFWakSJCc5EqmlTRDN6lYOBmkz0sAWrN1iYEEJTfBbu87DJ5fvKrfNXWXrhyV7JzO25L2WxBWvtLk9O72W2rpZZiGD9UPbGmYwcpyiQZo5smqsOf_VQaUxI_-ifmx-D7g8YDw6_zcwJ2AvzU8DHwaLHZIE8LGefuQVXVcMqwnK9SP5c0rup4dtL2UMj2EIBqnrZBR_9p_feM2obICCTPJEVcsYT7wz3OuJImDGuYJxb5Z2lTFhsrLHJwUnCsxgZE9gIyTWNmqrCUY3ZGejMq3k4B5BIrHRa4CKmmCAYK0iIwhZKceuFohegm0WeLrYcF9OdtJd_zF-Bw6zVjMoj8hp0VvU63IADt1nNlvVtczJfciONZQ |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LTwMhECZGTfSkxhrfcvCKAgsFrjY2baxN49a2t4Zn0oPdZtv6-4XtVr148EbgQGaAzAwz3zcA3CfOc-9jkEMVo4iJGKdoIxSiRHurA1W0KqIZ9US_LycTNajB6hUWxntfFZ_5hzSscvmusOv0VRZfeLRXInF77nHGKN7AtbbXJyX4El9XzS1EsHrMW-NER45jHEgTSzZNdYe_uqhURqR99M_tj0HjB44HB9-G5gTs-PkpYGNv0FO0QQ7ms4_UhKsoYRFgvl5Ejy5qXpfwrZu30AjWYICiXDbAe_t52OqgugUC0tEXWSGrHXFWM6cCDiTT2jYzxox01tCMG6yNNtHFicJnIWQZx5oLpmhQVDYtVTg7A7vzYu7PASQCSxUXGA8xKvDacOIDN00pmXFc0gvQSCJPFxuWi-lW2ss_5u_AQWf42pv2uv2XK3CYNJwwekRcg91VufY3YN9-rmbL8rY6pS8BdZCs |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=SC24-W%3A+Workshops+of+the+International+Conference+for+High+Performance+Computing%2C+Networking%2C+Storage+and+Analysis&rft.atitle=Web-Based+Simulator+of+Superscalar+RISC-V+Processors&rft.au=Jaros%2C+Jiri&rft.au=Majer%2C+Michal&rft.au=Horky%2C+Jakub&rft.au=Vavra%2C+Jan&rft.date=2024-11-17&rft.pub=IEEE&rft.spage=1676&rft.epage=1684&rft_id=info:doi/10.1109%2FSCW63240.2024.00209&rft.externalDocID=10820703 |