A Methodology for Automating Co-Scheduling for Reconfigurable Computing Systems

A formal methodology for automatic hardware-software partitioning and co-scheduling between the μP and the FPGA has not yet been established. Current work in automatic task partitioning and scheduling for reconfigurable systems strictly addresses the FPGA hardware, and does not take advantage of the...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:2007 5th IEEE/ACM International Conference on Formal Methods and Models for Co-Design s. 159 - 168
Hlavní autori: Saha, Proshanta, El-Ghazawi, Tarek
Médium: Konferenčný príspevok..
Jazyk:English
Vydavateľské údaje: Washington, DC, USA IEEE Computer Society 30.05.2007
IEEE
Edícia:ACM Conferences
Predmet:
Computing methodologies > Artificial intelligence > Search methodologies > Heuristic function construction
Embedded software
Embedded system
Field programmable gate arrays
Hardware
Hardware > Integrated circuits
Hardware > Very large scale integration design > Application-specific VLSI designs
Heuristic algorithms
Microprocessors
Processor scheduling
Scheduling algorithm
Software algorithms
Software and its engineering > Software organization and properties > Contextual software domains > Operating systems > Process management > Scheduling
Timing
ISBN:1424410509, 9781424410507
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Popis
Shrnutí:A formal methodology for automatic hardware-software partitioning and co-scheduling between the μP and the FPGA has not yet been established. Current work in automatic task partitioning and scheduling for reconfigurable systems strictly addresses the FPGA hardware, and does not take advantage of the synergy between the microprocessor and the FPGA. In this work, we consider the problem of co-scheduling task graphs on reconfigurable systems. The target systems have an execution model which allows any subtask that can run on the FPGA to also run on the microprocessor, and allows reconfigurability of the FPGA (subject to area, performance, resource, and timing constraints). In this paper, we introduce a methodology for automatic co-scheduling using a proposed heuristic algorithm for hardware/software co-scheduling, ReCoS. It will be shown that the proposed algorithm provides up to an order of magnitude improvement in scheduling and execution times when compared with hardware/software co-schedulers found in related fields such as embedded systems, heterogeneous systems, and reconfigurable hardware systems.
ISBN:1424410509
9781424410507
DOI:10.1109/MEMCOD.2007.371229