Procedure placement using temporal ordering information

Instruction cache performance is very important to instruction fetch efficiency and overall processor performance. The layout of an executable has a substantial effect on the cache miss rate during execution. This means that the performance of an executable can be improved significantly by applying...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture S. 303 - 313
Hauptverfasser: Gloy, Nikolas, Blackwell, Trevor, Smith, Michael D., Calder, Brad
Format: Tagungsbericht Journal Article
Sprache:Englisch
Veröffentlicht: Washington, DC, USA IEEE Computer Society 01.01.1997
Schriftenreihe:ACM Conferences
Schlagworte:
Computer systems organization > Architectures > Parallel architectures > Very long instruction word
Computer systems organization > Architectures > Serial architectures > Complex instruction set computing
Computer systems organization > Architectures > Serial architectures > Reduced instruction set computing
Computer systems organization > Dependable and fault-tolerant systems and networks
General and reference > Cross-computing tools and techniques > Performance
Mathematics of computing > Information theory
Mathematics of computing > Information theory > Coding theory
Mathematics of computing > Mathematical software
Networks > Network performance evaluation
Security and privacy > Cryptography > Mathematical foundations of cryptography
code layout
conflict misses
profiling
ISBN:0818679778, 9780818679773
ISSN:1072-4451
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Instruction cache performance is very important to instruction fetch efficiency and overall processor performance. The layout of an executable has a substantial effect on the cache miss rate during execution. This means that the performance of an executable can be improved significantly by applying a code-placement algorithm that minimizes instruction cache conflicts. We describe an algorithm for procedure placement, one type of code-placement algorithm, that significantly differs from previous approaches in the type of information used to drive the placement algorithm. In particular, we gather temporal ordering information that summarizes the interleaving of procedures in a program trace. Our algorithm uses this information along with cache configuration and procedure size information to better estimate the conflict cost of a potential procedure ordering. We compare the performance of our algorithm with previously published procedure-placement algorithms and show noticeable improvements in the instruction cache behavior.
Bibliographie:SourceType-Scholarly Journals-2
ObjectType-Feature-2
ObjectType-Conference Paper-1
content type line 23
SourceType-Conference Papers & Proceedings-1
ObjectType-Article-3
ISBN:0818679778
9780818679773
ISSN:1072-4451
DOI:10.5555/266800.266829