Evaluation of a high performance code compression method

Compressing the instructions of an embedded program is important for cost-sensitive low-power control-oriented embedded computing. A number of compression schemes have been proposed to reduce program size. However, the increased instruction density has an accompanying performance cost because the in...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture S. 93 - 102
Hauptverfasser: Lefurgy, Charles, Piccininni, Eva, Mudge, Trevor
Format: Tagungsbericht Journal Article
Sprache:Englisch
Veröffentlicht: Washington, DC, USA IEEE Computer Society 01.01.1999
Schriftenreihe:ACM Conferences
Schlagworte:
Hardware > Electronic design automation > Methodologies for EDA
Hardware > Emerging technologies
Hardware > Hardware validation
Hardware > Integrated circuits > Logic circuits > Arithmetic and datapath circuits
Hardware > Integrated circuits > Logic circuits > Design modules and hierarchy
Hardware > Very large scale integration design
ISBN:076950437X, 9780769504377
ISSN:1072-4451
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Compressing the instructions of an embedded program is important for cost-sensitive low-power control-oriented embedded computing. A number of compression schemes have been proposed to reduce program size. However, the increased instruction density has an accompanying performance cost because the instructions must be decompressed before execution. In this paper, we investigate the performance penalty of a hardware-managed code compression algorithm recently introduced in IBM's PowerPC 405. This scheme is the first to combine many previously proposed code compression techniques, making it an ideal candidate for study. We find that code compression with appropriate hardware optimizations does not have to incur much performance loss. Furthermore, our studies show this holds for architectures with a wide range of memory configurations and issue widths. Surprisingly, we find that a performance increase over native code is achievable in many situations.
Bibliographie:SourceType-Scholarly Journals-2
ObjectType-Feature-2
ObjectType-Conference Paper-1
content type line 23
SourceType-Conference Papers & Proceedings-1
ObjectType-Article-3
ISBN:076950437X
9780769504377
ISSN:1072-4451
DOI:10.5555/320080.320096