Bandwidth Steering in HPC Using Silicon Nanophotonics

As bytes-per-FLOP ratios continue to decline, communication is becoming a bottleneck for performance scaling. This paper describes bandwidth steering in HPC using emerging reconfigurable silicon photonic switches. We demonstrate that placing photonics in the lower layers of a hierarchical topology e...

Ausführliche Beschreibung

Bibliographische Detailangaben

Veröffentlicht in:	SC19: International Conference for High Performance Computing, Networking, Storage and Analysis S. 1 - 25
Hauptverfasser:	Michelogiannakis, George, Shen, Yiwen, Teh, Min Yee, Meng, Xiang, Aivazi, Benjamin, Groves, Taylor, Shalf, John, Glick, Madeleine, Ghobadi, Manya, Dennison, Larry, Bergman, Keren
Format:	Tagungsbericht
Sprache:	Englisch
Veröffentlicht:	ACM 17.11.2019
Schlagworte:	Bandwidth Hardware Nanophotonics Network topology Optical network units Optical switches Power demand Silicon photonics Throughput Topology
ISSN:	2167-4337
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!