How Good Is Your Verilog RTL Code? A Quick Answer from Machine Learning

Hardware Description Language (HDL) is a common entry point for designing digital circuits. Differences in HDL coding styles and design choices may lead to considerably different design quality and performance-power tradeoff. In general, the impact of HDL coding is not clear until logic synthesis or...

Celý popis

Podrobná bibliografia

Vydané v:	2022 IEEE/ACM International Conference On Computer Aided Design (ICCAD) s. 1 - 9
Hlavní autori:	Sengupta, Prianka, Tyagi, Aakash, Chen, Yiran, Hu, Jiang
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	ACM 29.10.2022
Predmet:	Codes Design automation Encoding Hardware design languages Layout Machine learning Performance and Power Prediction methods Verilog RTL
ISSN:	1558-2434
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!