TransSizer: A Novel Transformer-Based Fast Gate Sizer

Gate sizing is a fundamental netlist optimization move and researchers have used supervised learning-based models in gate sizers. Recently, Reinforcement Learning (RL) has been tried for sizing gates (and other EDA optimization problems) but are very runtime-intensive. In this work, we explore a nov...

Full description

Bibliographic Details

Published in:	2022 IEEE/ACM International Conference On Computer Aided Design (ICCAD) pp. 1 - 9
Main Authors:	Nath, Siddhartha, Pradipta, Geraldo, Hu, Corey, Yang, Tian, Khailany, Brucek, Ren, Haoxing
Format:	Conference Proceeding
Language:	English
Published:	ACM 29.10.2022
Subjects:	Computational modeling Computer architecture Data models generative model Logic gates Measurement Netlist optimization sizing Training Transformer Transformers
ISSN:	1558-2434
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!