Applying GNNs to Timing Estimation at RTL : (Invited Paper)

In the Electronic Design Automation (EDA) flow, signoff checks, such as timing analysis, are performed only after physical synthesis. Encountered timing violations cause re-iterations of the design flow. Hence, timing estimations at initial design stages, such as Register Transfer Level (RTL), would...

Full description

Bibliographic Details

Published in:	2022 IEEE/ACM International Conference On Computer Aided Design (ICCAD) pp. 1 - 8
Main Authors:	Lopera, Daniela Sanchez, Ecker, Wolfgang
Format:	Conference Proceeding
Language:	English
Published:	ACM 29.10.2022
Subjects:	Computer architecture Delay Delays Design automation Electronic Design Automation Estimation Graph Neural Networks Measurement Register Transfer Level Slew Timing Analysis Topology Training data
ISSN:	1558-2434
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!