Compiled Symbolic Simulation for SystemC

Ensuring the correctness of SystemC virtual prototypes is indispensable. For such models, existing symbolic simulation approaches are based on interpreting their behavior. In this paper we propose a major enhancement called Compiled Symbolic Simulation (CSS). For more scalable state space exploratio...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design S. 1 - 8
Hauptverfasser: Herdt, Vladimir, Le, Hoang M., Grosse, Daniel, Drechsler, Rolf
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: ACM 01.11.2016
Schlagworte:
C++ languages
Cascading style sheets
Computational modeling
Context
Instruments
Schedules
Space exploration
ISSN:1558-2434
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract Ensuring the correctness of SystemC virtual prototypes is indispensable. For such models, existing symbolic simulation approaches are based on interpreting their behavior. In this paper we propose a major enhancement called Compiled Symbolic Simulation (CSS). For more scalable state space exploration, CSS augments the DUV to integrate the symbolic execution engine and the Partial Order Reduction based scheduler. Then, a standard C++ compiler is used to generate a native binary, whose execution performs exhaustive verification of the DUV. An extensive experimental evaluation demonstrates the potential of our approach.
AbstractList Ensuring the correctness of SystemC virtual prototypes is indispensable. For such models, existing symbolic simulation approaches are based on interpreting their behavior. In this paper we propose a major enhancement called Compiled Symbolic Simulation (CSS). For more scalable state space exploration, CSS augments the DUV to integrate the symbolic execution engine and the Partial Order Reduction based scheduler. Then, a standard C++ compiler is used to generate a native binary, whose execution performs exhaustive verification of the DUV. An extensive experimental evaluation demonstrates the potential of our approach.
Author Le, Hoang M.
Herdt, Vladimir
Grosse, Daniel
Drechsler, Rolf
Author_xml – sequence: 1
  givenname: Vladimir
  surname: Herdt
  fullname: Herdt, Vladimir
  email: vherdt@informatik.uni-bremen.de
  organization: Inst. of Comput. Sci., Univ. of Bremen, Bremen, Germany
– sequence: 2
  givenname: Hoang M.
  surname: Le
  fullname: Le, Hoang M.
  email: hle@informatik.uni-bremen.de
  organization: Inst. of Comput. Sci., Univ. of Bremen, Bremen, Germany
– sequence: 3
  givenname: Daniel
  surname: Grosse
  fullname: Grosse, Daniel
  email: grosse@informatik.uni-bremen.de
  organization: Inst. of Comput. Sci., Univ. of Bremen, Bremen, Germany
– sequence: 4
  givenname: Rolf
  surname: Drechsler
  fullname: Drechsler, Rolf
  email: drechsle@informatik.uni-bremen.de
  organization: Inst. of Comput. Sci., Univ. of Bremen, Bremen, Germany
BookMark eNotzDFPwzAQQGGDQKIpzAwsGVnSns_22RlRRAGpEkPLXDnJWTJK4ioJQ_89kWD6pDe8TNwMaWAhHiVspNRmiyVR6WizaEHSlciWCkprIroWK2mMK1ArfSeyafoGQEBHK_Fcpf4cO27zw6WvUxeb_BD7n87PMQ15SOPSp5n76l7cBt9N_PDvWnztXo_Ve7H_fPuoXvaFR23nwlsFlssWFjwYkK202jaWDOq6ti0Gz04qQ843gE2NPoDR4IjrNkBgtRZPf9_IzKfzGHs_Xk7WoSUs1S9nX0DT
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1145/2966986.2967016
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 1450344666
9781450344661
EISSN 1558-2434
EndPage 8
ExternalDocumentID 7827629
Genre orig-research
GroupedDBID 123
6IE
6IF
6IH
6IL
6IN
AAWTH
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
APO
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
FEDTE
IEGSK
IJVOP
M43
OCL
RIE
RIL
RIO
ID FETCH-LOGICAL-a247t-a7307e9d0307a0501d1747c76524bb7d2fae813568ac02cb2af054086ebdf0fe3
IEDL.DBID RIE
ISICitedReferencesCount 9
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000390297800052&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Wed Aug 27 02:01:08 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-a247t-a7307e9d0307a0501d1747c76524bb7d2fae813568ac02cb2af054086ebdf0fe3
PageCount 8
ParticipantIDs ieee_primary_7827629
PublicationCentury 2000
PublicationDate 2016-Nov.
PublicationDateYYYYMMDD 2016-11-01
PublicationDate_xml – month: 11
  year: 2016
  text: 2016-Nov.
PublicationDecade 2010
PublicationTitle Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design
PublicationTitleAbbrev ICCAD
PublicationYear 2016
Publisher ACM
Publisher_xml – name: ACM
SSID ssj0020286
Score 2.1242034
Snippet Ensuring the correctness of SystemC virtual prototypes is indispensable. For such models, existing symbolic simulation approaches are based on interpreting...
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms C++ languages
Cascading style sheets
Computational modeling
Context
Instruments
Schedules
Space exploration
Title Compiled Symbolic Simulation for SystemC
URI https://ieeexplore.ieee.org/document/7827629
WOSCitedRecordID wos000390297800052&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07a0IxFD6odGiXPrT0zR06dGj03jxvZql0EsEW3CSPE3BQi9VC_32Tey_WoUunhCwhhC_fOUnO9wE8BuRILaPEBMEIl04SK6Qnkay1dszFE5FXZhNqPC5nMz1pwfO-FgYRq89n2E_d6i3fr90uXZUNIptF7Oo2tJWSda3WPrmKPCkb6Z6CiwGNYbwuZT-2Kk9m5gfeKRV1jE7_N-kZ9H5r8LLJnl3OoYWrCzg5kA_swlMCc0S1z6bfS5sEfrPpYtn4cWUxGs1qPfJhD95HL2_DV9I4HxBDudoSE3GnUPuEQJOLvPAxcVBOSUG5tcrTYLAsmJClcTl1lpqQQq9SovUhD8guobNar_AKMqtiAqeCpTRozlFbXVijc-FcyZhS4Rq6ac3zj1rcYt4s9-bv4Vs4jhGDrIvx7qCz3ezwHo7c13bxuXmoduQH08eL_g
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV3LTgIxFL1BNFE3PsD4dhYuXDjQ6XO6NhKMSEjAhB3pM2EBGAQT_952ZoIs3Lhq003TNKfn3rb3HIB776jDmuBUeUZSyg1PNeM2DWQtpSEmnIi0MJsQ_X4-HstBDR43tTDOueLzmWvFbvGWbxdmHa_K2oHNAnblDuwySjEqq7U26VVgSl6J92SUtXEI5GXOW6EVKNqZb7mnFOTROfrftMfQ_K3CSwYbfjmBmpufwuGWgGADHiKcA65tMvye6Sjxmwyns8qRKwnxaFIqkj814b3zPHrqppX3QaowFatUBeQJJ23EoEIMZTakDsIIzjDVWljslcszwniuDMJGY-Vj8JVzp61H3pEzqM8Xc3cOiRYhhRNeY-wlpU5qmWklETMmJ0QIfwGNuObJRylvMamWe_n38B3sd0dvvUnvpf96BQchfuBlad411FfLtbuBPfO1mn4ub4vd-QFQQ49F
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=proceeding&rft.title=Digest+of+technical+papers+-+IEEE%2FACM+International+Conference+on+Computer-Aided+Design&rft.atitle=Compiled+Symbolic+Simulation+for+SystemC&rft.au=Herdt%2C+Vladimir&rft.au=Le%2C+Hoang+M.&rft.au=Grosse%2C+Daniel&rft.au=Drechsler%2C+Rolf&rft.date=2016-11-01&rft.pub=ACM&rft.eissn=1558-2434&rft.spage=1&rft.epage=8&rft_id=info:doi/10.1145%2F2966986.2967016&rft.externalDocID=7827629