Using intra-core loop-task accelerators to improve the productivity and performance of task-based parallel programs

Task-based parallel programming frameworks offer compelling productivity and performance benefits for modern chip multi-processors (CMPs). At the same time, CMPs also provide packed-SIMD units to exploit fine-grain data parallelism. Two fundamental challenges make using packed-SIMD units with task-p...

Celý popis

Uložené v:

Podrobná bibliografia
Vydané v:	MICRO-50 : the 50th annual IEEE/ACM International Symposium on Microarchitecture : proceedings : October 14-18, 2017, Cambridge, MA s. 759 - 773
Hlavní autori:	Kim, Ji, Jiang, Shunning, Torng, Christopher, Wang, Moyang, Srinath, Shreesha, Ilbeyi, Berkin, Al-Hawaj, Khalid, Batten, Christopher
Médium:	Konferenčný príspevok..
Jazyk:	English
Vydavateľské údaje:	New York, NY, USA ACM 14.10.2017
Edícia:	ACM Conferences
Predmet:	Computer systems organization > Architectures > Parallel architectures > Multicore architectures Computer systems organization > Architectures > Parallel architectures > Single instruction, multiple data Instruction sets Kernel Microarchitecture Microwave integrated circuits Parallel processing Productivity programmable accelerators Software and its engineering > Software notations and tools > Compilers > Runtime environments Task analysis task-parallel programming frameworks work-stealing run-times programmable accelerators work-stealing run-times task-parallel programming frameworks
ISBN:	1450349528, 9781450349529
ISSN:	2379-3155
On-line prístup:	Získať plný text
Tagy:	Pridať tag Žiadne tagy, Buďte prvý, kto otaguje tento záznam!

Buďte prvý, kto okomentuje tento záznam!