Bit-level Perceptron Prediction for Indirect Branches

Modern software uses indirect branches for various purposes including, but not limited to, virtual method dispatch and implementation of switch statements. Because an indirect branch's target address cannot be determined prior to execution, high-performance processors depend on highly-accurate...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:2019 ACM/IEEE 46th Annual International Symposium on Computer Architecture (ISCA) s. 27 - 38
Hlavní autori: Garza, Elba, Mirbagher-Ajorpaz, Samira, Khan, Tahsin Ahmad, Jimenez, Daniel A.
Médium: Konferenčný príspevok..
Jazyk:English
Vydavateľské údaje: ACM 01.06.2019
Predmet:
ISSN:2575-713X
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Abstract Modern software uses indirect branches for various purposes including, but not limited to, virtual method dispatch and implementation of switch statements. Because an indirect branch's target address cannot be determined prior to execution, high-performance processors depend on highly-accurate indirect branch prediction techniques to mitigate control hazards. This paper proposes a new indirect branch prediction scheme that predicts target addresses at the bit level. Using a series of perceptron-based predictors, our predictor predicts individual branch target address bits based on correlations within branch history. Our evaluations show this new branch target predictor is competitive with state-of-the-art branch target predictors at an equivalent hardware budget. For instance, over a set of workloads including SPEC and mobile applications, our predictor achieves a misprediction rate of 0.183 mispredictions per 1000 instructions, compared with 0.193 for the state-of-the-art ITTAGE predictor and 0.29 for a VPC-based indirect predictor.
AbstractList Modern software uses indirect branches for various purposes including, but not limited to, virtual method dispatch and implementation of switch statements. Because an indirect branch's target address cannot be determined prior to execution, high-performance processors depend on highly-accurate indirect branch prediction techniques to mitigate control hazards. This paper proposes a new indirect branch prediction scheme that predicts target addresses at the bit level. Using a series of perceptron-based predictors, our predictor predicts individual branch target address bits based on correlations within branch history. Our evaluations show this new branch target predictor is competitive with state-of-the-art branch target predictors at an equivalent hardware budget. For instance, over a set of workloads including SPEC and mobile applications, our predictor achieves a misprediction rate of 0.183 mispredictions per 1000 instructions, compared with 0.193 for the state-of-the-art ITTAGE predictor and 0.29 for a VPC-based indirect predictor.
Author Mirbagher-Ajorpaz, Samira
Jimenez, Daniel A.
Garza, Elba
Khan, Tahsin Ahmad
Author_xml – sequence: 1
  givenname: Elba
  surname: Garza
  fullname: Garza, Elba
  organization: Texas A&M University and AMD
– sequence: 2
  givenname: Samira
  surname: Mirbagher-Ajorpaz
  fullname: Mirbagher-Ajorpaz, Samira
  organization: Texas A&M University
– sequence: 3
  givenname: Tahsin Ahmad
  surname: Khan
  fullname: Khan, Tahsin Ahmad
  organization: Texas A&M University
– sequence: 4
  givenname: Daniel A.
  surname: Jimenez
  fullname: Jimenez, Daniel A.
  organization: Texas A&M University and Barcelona Supercomputing Center
BookMark eNotjMFKAzEURaMoWOusXbiZH5j6kpfkJUtbrBYKdqHgrqSZF4yMMyUzCP69BV3dA-dwr8VFP_QsxK2EhZTa3CMCWQMLRKWUpDNReXInAWit9fpczJQh05DE9ytRjeMnAChH8hTNhFnmqen4m7t6xyXycSpDX-8KtzlO-YRpKPWmb3PhONXLEvr4weONuEyhG7n637l4Wz--rp6b7cvTZvWwbYLSNDUm2ais8QgBEmjdMmEyB6ujPbQcAkltlXcq6mS8TMlHNtaRAdNCJFI4F3d_v5mZ98eSv0L52TvvAJHwF9XeRrU
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1145/3307650.3322217
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EISBN 9781450366694
1450366694
EISSN 2575-713X
EndPage 38
ExternalDocumentID 8980337
Genre orig-research
GroupedDBID 23M
29F
29O
6IE
6IF
6IH
6IK
6IL
6IM
6IN
AAJGR
AAWTH
ACGFS
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
APO
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
IPLJI
M43
OCL
RIE
RIL
RIO
ZY4
ID FETCH-LOGICAL-a247t-5f6c265930a0f044de73f5b64c6bdeaa71462982c4f591ff9ce5687505d0c7723
IEDL.DBID RIE
ISICitedReferencesCount 15
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000521059600003&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Wed Sep 10 07:40:42 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-a247t-5f6c265930a0f044de73f5b64c6bdeaa71462982c4f591ff9ce5687505d0c7723
PageCount 12
ParticipantIDs ieee_primary_8980337
PublicationCentury 2000
PublicationDate 2019-June
PublicationDateYYYYMMDD 2019-06-01
PublicationDate_xml – month: 06
  year: 2019
  text: 2019-June
PublicationDecade 2010
PublicationTitle 2019 ACM/IEEE 46th Annual International Symposium on Computer Architecture (ISCA)
PublicationTitleAbbrev ISCA
PublicationYear 2019
Publisher ACM
Publisher_xml – name: ACM
SSID ssj0002871781
ssj0019956
Score 2.262596
Snippet Modern software uses indirect branches for various purposes including, but not limited to, virtual method dispatch and implementation of switch statements....
SourceID ieee
SourceType Publisher
StartPage 27
SubjectTerms Computer architecture
Correlation
Hardware
History
Mobile applications
Program processors
Software
Switches
Title Bit-level Perceptron Prediction for Indirect Branches
URI https://ieeexplore.ieee.org/document/8980337
WOSCitedRecordID wos000521059600003&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEB7a4sFT1VZ8k4NH0yab1-Zaseil9KDQW9m8sCBbabf9_Sa7a0Xw4i0EAmGGZL55fgD3ngZGDSPYi5xg7oSJb45qzIVz0uiMMstrsgk1m-WLhZ534OHQC-O9r4vP_Cgt61y-W9tdCpWNc50TxlQXukrJplfrEE9JyL-eW9NmEFLHZjvKh3Ixjm67imBkxFJmgf7mUqlNybT_v0ucwPCnJw_ND9bmFDq-PIP-NykDat_oAMRkVeGPVAqE5k3RymZdxpMpIZOUgCJKRS9lY8rQJPFqvPvtEN6mT6-Pz7jlRsBFxlWFRZA2k0IzUpBAOHdesSCM5FYa54tCxR8w03lmeRCahqCtFzL6JkQ4YiOiZufQK9elvwBU5Jo4Y7RxLPDcEWMjDPIRGhpaRO8vu4RBksLysxl_sWwFcPX39jUcR0yhm2qqG-hVm52_hSO7r1bbzV2tsy9MuJWY
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEB5qFfRUtRXf7sGjaZNNsptcK5YWa-mhQm9l88KCbKXd-vtNdteK4MVbCATCDMl88_wA7i1xlCiKkeUCI2a48m-OSMS4MYmSMaGalWQT6WQi5nM5bcDDrhfGWlsWn9luWJa5fLPS2xAq6wkpMKXpHuwH5qy6W2sXUQnYv5xcU-cQQs9mPcyHMN7zjnvq4UiXhtwC-c2mUhqTQet_1ziGzk9XXjTd2ZsTaNj8FFrftAxR_UrbwPvLAr2HYqBoWpWtrFe5PxlSMkENkcep0SivjFnUD8wab3bTgdfB0-xxiGp2BJTFLC0Qd4mOEy4pzrDDjBmbUsdVwnSijM2y1P-BsRSxZo5L4pzUlifeO8HcYO0xNT2DZr7K7TlEmZDYKCWVoY4Jg5X2QMh6cKhI5v2_-ALaQQqLj2oAxqIWwOXf23dwOJy9jBfj0eT5Co48wpBVbdU1NIv11t7Agf4slpv1bam_L0t_mOE
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2019+ACM%2FIEEE+46th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%29&rft.atitle=Bit-level+Perceptron+Prediction+for+Indirect+Branches&rft.au=Garza%2C+Elba&rft.au=Mirbagher-Ajorpaz%2C+Samira&rft.au=Khan%2C+Tahsin+Ahmad&rft.au=Jimenez%2C+Daniel+A.&rft.date=2019-06-01&rft.pub=ACM&rft.eissn=2575-713X&rft.spage=27&rft.epage=38&rft_id=info:doi/10.1145%2F3307650.3322217&rft.externalDocID=8980337