ILP and TLP in shared memory applications: A limit study

With the breakdown of Dennard scaling, future processor designs will be at the mercy of power limits as Chip MultiProcessor (CMP) designs scale out to many-cores. It is critical, therefore, that future CMPs be optimally designed in terms of performance efficiency with respect to power. A characteriz...

Full description

Bibliographic Details

Published in:	PACT '14 : proceedings of the 23rd International Conference on Parallel Architectures and Compilation Techniques : August 24-27, 2014, Edmonton, AB, Canada pp. 113 - 125
Main Authors:	Fatehi, Ehsan, Gratz, Paul V.
Format:	Conference Proceeding
Language:	English
Published:	ACM 01.08.2014
Subjects:	Benchmark testing Instruction sets Instruction-Level Parallelism (ILP) Limits Multicore processing Parallel processing PThreads Thread-Level Parallelism (TLP) Transistors Upper bound
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!