Hardware transactional memory for GPU architectures

Graphics processor units (GPUs) are designed to efficiently exploit thread level parallelism (TLP), multiplexing execution of 1000s of concurrent threads on a relatively smaller set of single-instruction, multiple-thread (SIMT) cores to hide various long latency operations. While threads within a CU...

Full description

Bibliographic Details

Published in:	MICRO 44 : Proceedings of the 44th Annual IEEE/ACM Symposium on Microarchitecture, December 4 - 7, 2011 Porto Alegre, RS - Brazil pp. 296 - 307
Main Authors:	Fung, Wilson W. L., Singh, Inderpreet, Brownsword, Andrew, Aamodt, Tor M.
Format:	Conference Proceeding
Language:	English
Published:	ACM 01.12.2011
Subjects:	Computer architecture Design Graphics processing units Hardware Instruction sets Programming Synchronization System recovery
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!