Evaluation of Blue Gene/Q hardware support for transactional memories

This paper describes an end-to-end system implementation of the transactional memory (TM) programming model on top of the hardware transactional memory (HTM) of the Blue Gene/Q (BG/Q) machine. The TM programming model supports most C/C++ programming constructs on top of a best-effort HTM with the he...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:PACT'12 : proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques, September 19-23, Minneapolis, Minnesota, USA S. 127 - 136
Hauptverfasser: Amy Wang, Gaudet, Matthew, Wu, Peng, Amaral, Jose Nelson, Ohmacht, Martin, Barton, Christopher, Silvera, Raul, Michael, Maged
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: ACM 01.09.2012
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Abstract This paper describes an end-to-end system implementation of the transactional memory (TM) programming model on top of the hardware transactional memory (HTM) of the Blue Gene/Q (BG/Q) machine. The TM programming model supports most C/C++ programming constructs on top of a best-effort HTM with the help of a complete software stack including the compiler, the kernel, and the TM runtime. An extensive evaluation of the STAMP benchmarks on BG/Q is the first of its kind in understanding characteristics of running coarse-grained TM workloads on HTMs. The study reveals several interesting insights on the overhead and the scalability of BG/Q HTM with respect to sequential execution, coarse-grain locking, and software TM.
AbstractList This paper describes an end-to-end system implementation of the transactional memory (TM) programming model on top of the hardware transactional memory (HTM) of the Blue Gene/Q (BG/Q) machine. The TM programming model supports most C/C++ programming constructs on top of a best-effort HTM with the help of a complete software stack including the compiler, the kernel, and the TM runtime. An extensive evaluation of the STAMP benchmarks on BG/Q is the first of its kind in understanding characteristics of running coarse-grained TM workloads on HTMs. The study reveals several interesting insights on the overhead and the scalability of BG/Q HTM with respect to sequential execution, coarse-grain locking, and software TM.
Author Silvera, Raul
Amaral, Jose Nelson
Gaudet, Matthew
Barton, Christopher
Wu, Peng
Ohmacht, Martin
Michael, Maged
Amy Wang
Author_xml – sequence: 1
  surname: Amy Wang
  fullname: Amy Wang
  email: aktwang@ca.ibm.com
  organization: IBM Toronto Software Lab., Markham, ON, Canada
– sequence: 2
  givenname: Matthew
  surname: Gaudet
  fullname: Gaudet, Matthew
  email: mgaudet@ualberta.ca
  organization: Dep. of Computing Science, University of Alberta, Edmonton, Canada
– sequence: 3
  givenname: Peng
  surname: Wu
  fullname: Wu, Peng
  email: pengwu@us.ibm.com
  organization: IBM Research, Yorktown, NY, USA
– sequence: 4
  givenname: Jose Nelson
  surname: Amaral
  fullname: Amaral, Jose Nelson
  email: jamaral@ualberta.ca
  organization: Dep. of Computing Science, University of Alberta, Edmonton, Canada
– sequence: 5
  givenname: Martin
  surname: Ohmacht
  fullname: Ohmacht, Martin
  email: mohmacht@us.ibm.com
  organization: IBM Research, Yorktown, NY, USA
– sequence: 6
  givenname: Christopher
  surname: Barton
  fullname: Barton, Christopher
  email: kbarton@ca.ibm.com
  organization: IBM Toronto Software Lab., Markham, ON, Canada
– sequence: 7
  givenname: Raul
  surname: Silvera
  fullname: Silvera, Raul
  email: rauls@ca.ibm.com
  organization: IBM Toronto Software Lab., Markham, ON, Canada
– sequence: 8
  givenname: Maged
  surname: Michael
  fullname: Michael, Maged
  email: magedm@us.ibm.com
  organization: IBM Research, Yorktown, NY, USA
BookMark eNotjE1LxDAUACMo6K579uAlf6C7L3ltkxx1qauwIIKel5f2LVbapiSt4r_38zQwDLMQp0MYWIgrBWul8mKj0YBV5fqXWJ6IxbcFVMpqfS5WKb0BgFK6KMFeiKp6p26mqQ2DDEd5280sdzzw5km-Umw-KLJM8ziGOMljiHKKNCSqf3rqZM99iC2nS3F2pC7x6p9L8XJXPW_vs_3j7mF7s89I52bKMK9rbwi0ImAgZ701vmGHWOS1Nh6dY-sLT8jsEax2aEkrC2y8b2qDS3H9922Z-TDGtqf4eTA2104X-AWdZUrS
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1145/2370816.2370836
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library Online
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EISBN 1450311822
9781450311823
EndPage 136
ExternalDocumentID 7842925
Genre orig-research
GroupedDBID 6IE
6IL
ACM
ALMA_UNASSIGNED_HOLDINGS
APO
CBEJK
GUFHI
LHSKQ
RIE
RIL
ID FETCH-LOGICAL-a247t-34ccb7a021a0e0a98b87bde93354c27b399e8b5ba3eeb3082938a2180e7bbdc73
IEDL.DBID RIE
ISICitedReferencesCount 95
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000395410100014&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Thu May 29 05:57:38 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-a247t-34ccb7a021a0e0a98b87bde93354c27b399e8b5ba3eeb3082938a2180e7bbdc73
PageCount 10
ParticipantIDs ieee_primary_7842925
PublicationCentury 2000
PublicationDate 2012-Sept.
PublicationDateYYYYMMDD 2012-09-01
PublicationDate_xml – month: 09
  year: 2012
  text: 2012-Sept.
PublicationDecade 2010
PublicationTitle PACT'12 : proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques, September 19-23, Minneapolis, Minnesota, USA
PublicationTitleAbbrev PACT
PublicationYear 2012
Publisher ACM
Publisher_xml – name: ACM
SSID ssj0001125608
Score 2.216776
Snippet This paper describes an end-to-end system implementation of the transactional memory (TM) programming model on top of the hardware transactional memory (HTM)...
SourceID ieee
SourceType Publisher
StartPage 127
SubjectTerms Benchmark testing
Hardware
Hardware Transactional Memories
Instruction sets
Instruments
Programming
Programming Model
Runtime
Runtime System
Software Support
Title Evaluation of Blue Gene/Q hardware support for transactional memories
URI https://ieeexplore.ieee.org/document/7842925
WOSCitedRecordID wos000395410100014&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV09T8MwFHxqKwamAi3iWx4YcZv4I3ZWUCsGVBUJULfKdl4kpNJWbQJ_HzsJLQMLky0vlhxFd89-dwdw6ym1MsYlNBWYU2FcTDVKST1DkjzJYuYqu6a3JzWZ6NksnbbgbqeFQcSq-QwHYVq95WcrV4arsqHSIVxJtqGtVFJrtfb3KXEAb92498RCDhlXIVViUI3BgvlXfEqFHuPu__Y9gv5ehkemO4A5hhYuT6D7k8NAmt-yB6PRzrKbrHJyvyiRBDvp4TMJmqovs0GyLdeBaRPPUUmxzwg3C_IRem19vdyH1_Ho5eGRNvEI1DChCsqFc1YZD9Imwsik2mplM0w5l8IxZT31QG2lNRx9xRw0tFwbj-gRKmszp_gpdJarJZ4BibV1MsvTVPhyjEWZiZJMW5bnKGLrWHQOvXAq83XtgDFvDuTi7-VLOPS0gtWdWFfQKTYlXsOB-yzet5ub6rN9A80RmdY
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NTwIxFHxBNNETKhi_7cGjC7v9oN2rBoIRCSZouJG2-zYxQSCwq3_fdlnBgxdPbXpp0s1m5rVvZgBuHaWWWtt2EHNMA65tFCgUInAMSbB2ElFb2DW99eVgoMbjeFiBu40WBhGL5jNs-mnxlp_Mbe6vylpS-XAlsQO7PjmrVGttb1QiD9-q9O-JuGhRJn2uRLMYvQnzrwCVAj-6tf_tfAiNrRCPDDcQcwQVnB1D7SeJgZQ_Zh06nY1pN5mn5H6aI_GG0q0X4lVVX3qJZJUvPNcmjqWSbJsSrqfkw3fbuoq5Aa_dzuihF5QBCYGmXGYB49YaqR1M6xBDHSujpEkwZkxwS6Vx5AOVEUYzdDWzV9EypR2mhyiNSaxkJ1CdzWd4CiRSxookjWPuCjIaJjpsJ8rQNEUeGUvDM6j7U5ks1h4Yk_JAzv9evoH93ui5P-k_Dp4u4MCRDLruy7qEarbM8Qr27Gf2vlpeF5_wGwB4nR8
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=PACT%2712+%3A+proceedings+of+the+21st+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques%2C+September+19-23%2C+Minneapolis%2C+Minnesota%2C+USA&rft.atitle=Evaluation+of+Blue+Gene%2FQ+hardware+support+for+transactional+memories&rft.au=Amy+Wang&rft.au=Gaudet%2C+Matthew&rft.au=Wu%2C+Peng&rft.au=Amaral%2C+Jose+Nelson&rft.date=2012-09-01&rft.pub=ACM&rft.spage=127&rft.epage=136&rft_id=info:doi/10.1145%2F2370816.2370836&rft.externalDocID=7842925