FPGA in Rough-Granular Computing: Reduct Generation

In this paper we propose a combination of capabilities of the FPGA based device for computing reduct. Presented architecture has been tested on a real-world data. Obtained results confirm the huge acceleration of the computation time using hardware supporting reduct computation in comparison to soft...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:2014 IEEE/WIC/ACM International Joint Conferences on Web Intelligence (WI) and Intelligent Agent Technologies (IAT) Jg. 2; S. 364 - 370
Hauptverfasser: Kopczynski, Maciej, Grzes, Tomasz, Stepaniuk, Jaroslaw
Format: Tagungsbericht
Sprache:Englisch
Veröffentlicht: IEEE 01.08.2014
Schlagworte:
Clocks
Digital systems
Field programmable gate arrays
FPGA
Hardware
hardware solution
Multiplexing
Radiation detectors
reduct
rough set
Software
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:In this paper we propose a combination of capabilities of the FPGA based device for computing reduct. Presented architecture has been tested on a real-world data. Obtained results confirm the huge acceleration of the computation time using hardware supporting reduct computation in comparison to software implementation.
DOI:10.1109/WI-IAT.2014.120