FPGA in Rough-Granular Computing: Reduct Generation

In this paper we propose a combination of capabilities of the FPGA based device for computing reduct. Presented architecture has been tested on a real-world data. Obtained results confirm the huge acceleration of the computation time using hardware supporting reduct computation in comparison to soft...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:2014 IEEE/WIC/ACM International Joint Conferences on Web Intelligence (WI) and Intelligent Agent Technologies (IAT) Ročník 2; s. 364 - 370
Hlavní autoři: Kopczynski, Maciej, Grzes, Tomasz, Stepaniuk, Jaroslaw
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: IEEE 01.08.2014
Témata:
Clocks
Digital systems
Field programmable gate arrays
FPGA
Hardware
hardware solution
Multiplexing
Radiation detectors
reduct
rough set
Software
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Abstract In this paper we propose a combination of capabilities of the FPGA based device for computing reduct. Presented architecture has been tested on a real-world data. Obtained results confirm the huge acceleration of the computation time using hardware supporting reduct computation in comparison to software implementation.
AbstractList In this paper we propose a combination of capabilities of the FPGA based device for computing reduct. Presented architecture has been tested on a real-world data. Obtained results confirm the huge acceleration of the computation time using hardware supporting reduct computation in comparison to software implementation.
Author Stepaniuk, Jaroslaw
Kopczynski, Maciej
Grzes, Tomasz
Author_xml – sequence: 1
  givenname: Maciej
  surname: Kopczynski
  fullname: Kopczynski, Maciej
  email: m.kopczynski@pb.edu.pl
  organization: Fac. of Comput. Sci., Bialystok Univ. of Technol., Bialystok, Poland
– sequence: 2
  givenname: Tomasz
  surname: Grzes
  fullname: Grzes, Tomasz
  email: t.grzes@pb.edu.pl
  organization: Fac. of Comput. Sci., Bialystok Univ. of Technol., Bialystok, Poland
– sequence: 3
  givenname: Jaroslaw
  surname: Stepaniuk
  fullname: Stepaniuk, Jaroslaw
  email: j.stepaniuk@pb.edu.pl
  organization: Fac. of Comput. Sci., Bialystok Univ. of Technol., Bialystok, Poland
BookMark eNotzMtKw0AUANARLKht1i7c5AcS750Z5uEuBJsGCkqpuCw3mdsaaSclj4V_70JXZ3cexG3sIwvxiJAjgn_-rLO62OcSUOco4UYk3jrU1nuNWrk7kYzjNwCgMcpZfS_U-r0q0i6mu34-fWXVQHE-05CW_eU6T108vaQ7DnM7pRVHHmjq-rgSiyOdR07-XYqP9eu-3GTbt6oui21GUtspw1axZBNah8azbrV05AODAwZoLDeetCWnXCMhBDwGI8FI5wKRJwVSLcXT39sx8-E6dBcafg7GS2u0Vb8gZEQm
CODEN IEEPAD
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/WI-IAT.2014.120
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EISBN 9781479941438
1479941433
EndPage 370
ExternalDocumentID 6927647
Genre orig-research
GroupedDBID 6IE
6IL
ACM
ALMA_UNASSIGNED_HOLDINGS
APO
CBEJK
GUFHI
LHSKQ
RIE
RIL
ID FETCH-LOGICAL-a247t-1c3e2e6dc8169e4c428a9de080e00b7eb9a47a838b20dd1fd6206288daa9a3023
IEDL.DBID RIE
ISICitedReferencesCount 13
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000365543800048&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Wed Aug 27 04:36:15 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-a247t-1c3e2e6dc8169e4c428a9de080e00b7eb9a47a838b20dd1fd6206288daa9a3023
PageCount 7
ParticipantIDs ieee_primary_6927647
PublicationCentury 2000
PublicationDate 2014-Aug.
PublicationDateYYYYMMDD 2014-08-01
PublicationDate_xml – month: 08
  year: 2014
  text: 2014-Aug.
PublicationDecade 2010
PublicationTitle 2014 IEEE/WIC/ACM International Joint Conferences on Web Intelligence (WI) and Intelligent Agent Technologies (IAT)
PublicationTitleAbbrev WI-IAT
PublicationYear 2014
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0001663874
ssj0001663873
ssj0001651103
Score 1.619728
Snippet In this paper we propose a combination of capabilities of the FPGA based device for computing reduct. Presented architecture has been tested on a real-world...
SourceID ieee
SourceType Publisher
StartPage 364
SubjectTerms Clocks
Digital systems
Field programmable gate arrays
FPGA
Hardware
hardware solution
Multiplexing
Radiation detectors
reduct
rough set
Software
Title FPGA in Rough-Granular Computing: Reduct Generation
URI https://ieeexplore.ieee.org/document/6927647
Volume 2
WOSCitedRecordID wos000365543800048&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LTwIxEJ4A8eAJFYzv9ODRwna39OGNGBe5EEIwciPddki4LAYXf7_t7grGePHWadqknXYyfXwzH8B9nFgjTSapSKSjHLWiiq0C1lUogYPIKp6VZBNyMlGLhZ424GEfC4OIJfgMe6FY_uW7jd2Fp7K-0LEUXDahKaWoYrUO7ynCHx3qH8VK9jtL_pZ5nd2HRbr_Nqbj4Tygu3iPBb7vH_QqpXdJ2_8b1wl0D2F6ZLp3QKfQwPwM2t88DaQ22w4k6XQ0JOuczAIlDx159xTAp6Rq6bs-klnI4FqQKgl1WKsuvKbP86cXWpMlUBNzWVBmE4xROKuY0Mitv1YY7dAfCDGKMomZNlwalagsjpxjKyfikmrYGaNNYA46h1a-yfECiGDGCd9bZnrAbRxlzK68K-fBfo1l-hI6QQfL9yofxrKe_tXf1ddwHFRcgeZuoFVsd3gLR_azWH9s78pF_AILvphv
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlZ1LTwIxEMcniCZ6QgXj2x48Wtx2Sx_eiJFHREIIRm6k25aEy2Jw8fPb7q5gjBdv202bbKfbTB__mR_ALY2NFjoRmMfCYuaUxJLMg9aVS-5akZEsyWETYjiU06kaVeBuEwvjnMvFZ64ZHvO7fLs063BUds8VFZyJHdgN5KxWEa21PVHhfvFQ3ikWZf9vid9lVub3IZG6f-vjfnsS9F2sSQLx-wdgJfcvndr_vuwQGttAPTTauKAjqLj0GGrfpAZUTtw6xJ1Rt40WKRoHKA_uegcV5KeoqOmbPqBxyOGaoSINdRitBrx2niaPPVziErCmTGSYmNhRx62RhCvHjN9YaGWdXxK6KEqES5RmQstYJjSylswtpzls2GqtdGAHnUA1XabuFBAn2nLfWiSqxQyNEmLm3pmzMIO1IeoM6sEGs_ciI8as7P75369vYL83eRnMBv3h8wUcBHMXErpLqGartbuCPfOZLT5W1_mAfgE24pu6
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2014+IEEE%2FWIC%2FACM+International+Joint+Conferences+on+Web+Intelligence+%28WI%29+and+Intelligent+Agent+Technologies+%28IAT%29&rft.atitle=FPGA+in+Rough-Granular+Computing%3A+Reduct+Generation&rft.au=Kopczynski%2C+Maciej&rft.au=Grzes%2C+Tomasz&rft.au=Stepaniuk%2C+Jaroslaw&rft.date=2014-08-01&rft.pub=IEEE&rft.volume=2&rft.spage=364&rft.epage=370&rft_id=info:doi/10.1109%2FWI-IAT.2014.120&rft.externalDocID=6927647