Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits
Numerous research efforts are targeting new devices that could continue performance scaling trends associated with Moore's Law and/or accomplish computational tasks with less energy. One such device is the ferroelectric FET (FeFET), which offers the potential to be scaled beyond the end of the...
Uložené v:
| Vydané v: | Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design s. 1 - 8 |
|---|---|
| Hlavní autori: | , , , , , , |
| Médium: | Konferenčný príspevok.. |
| Jazyk: | English |
| Vydavateľské údaje: |
ACM
01.11.2016
|
| Predmet: | |
| ISSN: | 1558-2434 |
| On-line prístup: | Získať plný text |
| Tagy: |
Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
|
| Abstract | Numerous research efforts are targeting new devices that could continue performance scaling trends associated with Moore's Law and/or accomplish computational tasks with less energy. One such device is the ferroelectric FET (FeFET), which offers the potential to be scaled beyond the end of the silicon roadmap as predicted by ITRS. Furthermore, the I ds vs. V gs characteristics of FeFETs may allow a device to function as both a switch and a non-volatile storage element. We exploit this FeFET property to enable fine-grained logic-in-memory (LiM). We consider three different circuit design styles for FeFET-based LiM: complementary (differential), dynamic current mode, and dynamic logic. Our designs are compared with existing approaches for LiM (i.e., based on magnetic tunnel junctions (MTJs), CMOS, etc.) that afford the same circuit-level functionality. Assuming similar feature sizes, non-volatile FeFET-based LiM circuits are more efficient than functional equivalents based on MTJs when considering metrics such as propagation delay (2.9×, 6.8×) and dyanmic power (3.7×, 2.3×) (for 45 nm, 22 nm technology respectively). Compared to CMOS functional equivalents, FeFET designs still exhibit modest improvements in the aforementioned metrics while also offering non-volatility and reduced device count. |
|---|---|
| AbstractList | Numerous research efforts are targeting new devices that could continue performance scaling trends associated with Moore's Law and/or accomplish computational tasks with less energy. One such device is the ferroelectric FET (FeFET), which offers the potential to be scaled beyond the end of the silicon roadmap as predicted by ITRS. Furthermore, the I ds vs. V gs characteristics of FeFETs may allow a device to function as both a switch and a non-volatile storage element. We exploit this FeFET property to enable fine-grained logic-in-memory (LiM). We consider three different circuit design styles for FeFET-based LiM: complementary (differential), dynamic current mode, and dynamic logic. Our designs are compared with existing approaches for LiM (i.e., based on magnetic tunnel junctions (MTJs), CMOS, etc.) that afford the same circuit-level functionality. Assuming similar feature sizes, non-volatile FeFET-based LiM circuits are more efficient than functional equivalents based on MTJs when considering metrics such as propagation delay (2.9×, 6.8×) and dyanmic power (3.7×, 2.3×) (for 45 nm, 22 nm technology respectively). Compared to CMOS functional equivalents, FeFET designs still exhibit modest improvements in the aforementioned metrics while also offering non-volatility and reduced device count. |
| Author | Gupta, Sumeet Nahas, Joseph Xunzhao Yin Aziz, Ahmedullah Xiaobo Sharon Hu Datta, Suman Niemier, Michael |
| Author_xml | – sequence: 1 surname: Xunzhao Yin fullname: Xunzhao Yin email: xyin1@nd.edu organization: Dept. of CSE, Univ. of Notre Dame, Notre Dame, IN, USA – sequence: 2 givenname: Ahmedullah surname: Aziz fullname: Aziz, Ahmedullah email: afa5191@psu.edu organization: Dept. of ECE, Pennsylvania State Univ., University Park, PA, USA – sequence: 3 givenname: Joseph surname: Nahas fullname: Nahas, Joseph email: jnahas@nd.edu organization: Dept. of CSE, Univ. of Notre Dame, Notre Dame, IN, USA – sequence: 4 givenname: Suman surname: Datta fullname: Datta, Suman email: sdatta@nd.edu organization: Dept. of EE, Univ. of Notre Dame, Notre Dame, IN, USA – sequence: 5 givenname: Sumeet surname: Gupta fullname: Gupta, Sumeet email: skgupta@psu.edu organization: Dept. of ECE, Pennsylvania State Univ., University Park, PA, USA – sequence: 6 givenname: Michael surname: Niemier fullname: Niemier, Michael email: mniemier@nd.edu organization: Dept. of CSE, Univ. of Notre Dame, Notre Dame, IN, USA – sequence: 7 surname: Xiaobo Sharon Hu fullname: Xiaobo Sharon Hu email: shu@nd.edu organization: Dept. of CSE, Univ. of Notre Dame, Notre Dame, IN, USA |
| BookMark | eNotkM1KAzEYRaMo2KmuXbjJC6Tmb_JlllLqDxRE6L6kyTclMjMZMqO1b29AVxfO4tzLrcjVkAYk5F7wlRC6fpSNMY01q5LAFVyQqlCutDbGXJKFqGvLpFb6hlTT9Mm55NKaBfnY_IxdinMcjrTFnBN26OccPX3e7Cbapky7dGJjOmGmpZJ9p87NscOCj9GzOLAe-5TP1Mfsv-I83ZLr1nUT3v3nkuyKav3Ktu8vb-unLXNSw8wED1wfEBy0EJSu6xAaFQTY4ACwdZx7q7CMtOCCAqydaOTBKonKSOPVkjz8aSMi7scce5fPe7ASyg3qF2VlUGA |
| ContentType | Conference Proceeding |
| DBID | 6IE 6IH CBEJK RIE RIO |
| DOI | 10.1145/2966986.2967037 |
| DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan (POP) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP) 1998-present |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: RIE name: IEEE/IET Electronic Library (IEL) (UW System Shared) url: https://ieeexplore.ieee.org/ sourceTypes: Publisher |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Engineering |
| EISBN | 1450344666 9781450344661 |
| EISSN | 1558-2434 |
| EndPage | 8 |
| ExternalDocumentID | 7827698 |
| Genre | orig-research |
| GroupedDBID | 123 6IE 6IF 6IH 6IL 6IN AAWTH ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS APO BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO FEDTE IEGSK IJVOP M43 OCL RIE RIL RIO |
| ID | FETCH-LOGICAL-a247t-10d04be7a7f7d3455dd93d178da77efa00c83e02887ad37e5a192b832e3626c3 |
| IEDL.DBID | RIE |
| ISICitedReferencesCount | 49 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000390297800121&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| IngestDate | Wed Aug 27 02:01:09 EDT 2025 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-LOGICAL-a247t-10d04be7a7f7d3455dd93d178da77efa00c83e02887ad37e5a192b832e3626c3 |
| PageCount | 8 |
| ParticipantIDs | ieee_primary_7827698 |
| PublicationCentury | 2000 |
| PublicationDate | 2016-Nov. |
| PublicationDateYYYYMMDD | 2016-11-01 |
| PublicationDate_xml | – month: 11 year: 2016 text: 2016-Nov. |
| PublicationDecade | 2010 |
| PublicationTitle | Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design |
| PublicationTitleAbbrev | ICCAD |
| PublicationYear | 2016 |
| Publisher | ACM |
| Publisher_xml | – name: ACM |
| SSID | ssj0020286 |
| Score | 2.2820969 |
| Snippet | Numerous research efforts are targeting new devices that could continue performance scaling trends associated with Moore's Law and/or accomplish computational... |
| SourceID | ieee |
| SourceType | Publisher |
| StartPage | 1 |
| SubjectTerms | Capacitance Hysteresis Iron Magnetic tunneling Mathematical model MOSFET |
| Title | Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits |
| URI | https://ieeexplore.ieee.org/document/7827698 |
| WOSCitedRecordID | wos000390297800121&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1La8MwDBZt2WG77NGOvfFhx7nNW855rOwwSgdl9FYcW4FA15Y07di_n5yUboNddkoIGIPkSJ_tT58A7pMgz3LyY0k2RRkZz5Paz4kdQoY8kwZ-zSZ8e8HRSE2n6bgFD_taGCKqyWfUd6_1Xb5dmo07KhtwNsMkVW1oIyZNrdZ-c8V5MtlJ9_hRPAgYxqcq6fOT1_Tv3il16hge_2_SE-h91-CJ8T67nEKLFmdw9EM-sAuvNYGucMRlwUPKZdPTpjBi-DRZC4ajYr78kCvXCE3wNl9yKGJHzEnUAU8WC_nuiLafwhSl2RTVugcTHvr4LHctEqQOIqw4iFovygg15mjDKI6tTUPro7IakXLteUaFxLZRqG2IFGtGdBn_xeRkaEx4Dh2eni5AZKlTvtPKoCIOnrnWWe57yoQRgwCbqEvoOtvMVo0Ixmxnlqu_P1_DISOLpCnau4FOVW7oFg7MtirW5V3tuS9DeJwW |
| linkProvider | IEEE |
| linkToHtml | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEB5qFdSLj1Z8m4NH0-472bNYKtZSoUhvJZvMwkJty-5W8d872S5VwYunXRZCYCY7M0m--T6A28hLkxTdkKOJBQ-043DlpkgOQY2Ojj23QhO-DsRwKCeTeNSAu00vDCJW4DPs2NfqLt8s9MoelXUpm4kolluwbZWz6m6tzfaKMmVUk_e4Qdj1qJCPZdShJ63q3-opVfLoHfxv2kNof3fhsdEmvxxBA-fHsP-DQLAFLxWELrPQZUZD8sVa1SbTrPcwLhgVpGy2-OBLK4XGaKPPKRiRK2bIqpDHszl_s1DbT6azXK-ysmjDmIbe93ktksCVF4iSwqhxggSFEqkwfhCGxsS-cYU0SghMleNo6SPZRgplfIGhopouof8YLRGN9k-gSdPjKbAkttx3SmohkcJnqlSSuo7UfkBlgInkGbSsbabLNQ3GtDbL-d-fb2C3P34eTAePw6cL2KM6I1q38F1Cs8xXeAU7-r3Mivy68uIXlC-fXw |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=proceeding&rft.title=Digest+of+technical+papers+-+IEEE%2FACM+International+Conference+on+Computer-Aided+Design&rft.atitle=Exploiting+ferroelectric+FETs+for+low-power+non-volatile+logic-in-memory+circuits&rft.au=Xunzhao+Yin&rft.au=Aziz%2C+Ahmedullah&rft.au=Nahas%2C+Joseph&rft.au=Datta%2C+Suman&rft.date=2016-11-01&rft.pub=ACM&rft.eissn=1558-2434&rft.spage=1&rft.epage=8&rft_id=info:doi/10.1145%2F2966986.2967037&rft.externalDocID=7827698 |