Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations

This work offers a framework for predicting the delays of individual design paths at the post-silicon stage which is applicable to post-silicon validation and delay characterization. The prediction challenge is mainly due to limited access for direct delay measurement on the design paths after fabri...

Ausführliche Beschreibung