An architectural transformation program for optimization of digital systems by multi-level decomposition

Most behavioral synthesis tools perform limited architectural transformations to optimize hardware. In this paper, we present a new architectural transformation scheme that changes the circuit interconnections and the descriptions of constant multipliers. The scheme is based on numerical matrix tran...

Celý popis

Uloženo v:
Podrobná bibliografie
Vydáno v:30th ACM/IEEE Design Automation Conference s. 343 - 348
Hlavní autoři: Chatterjee, Abhijit, Roy, Rabindra K.
Médium: Konferenční příspěvek
Jazyk:angličtina
Vydáno: New York, NY, USA ACM 01.07.1993
Edice:ACM Conferences
Témata:
Circuit synthesis
Computing methodologies > Symbolic and algebraic manipulation > Symbolic and algebraic algorithms > Linear algebra algorithms
Control system synthesis
Digital systems
Equations
Flow graphs
Hardware
Hardware > Electronic design automation > Logic synthesis > Circuit optimization
Hardware > Integrated circuits > Logic circuits > Sequential circuits
High level synthesis
Integrated circuit interconnections
Mathematics of computing > Mathematical analysis > Numerical analysis > Computations on matrices
Signal processing algorithms
Silicon compiler
ISBN:9780897915779, 0897915771
ISSN:0738-100X
On-line přístup:Získat plný text
Tagy: Přidat tag
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
Abstract Most behavioral synthesis tools perform limited architectural transformations to optimize hardware. In this paper, we present a new architectural transformation scheme that changes the circuit interconnections and the descriptions of constant multipliers. The scheme is based on numerical matrix transformation algorithms that allow a given matrix to be expressed as the product of several matrices and achieves significant hardware savings over conventional methods.
AbstractList Most behavioral synthesis tools perform limited architectural transformations to optimize hardware. In this paper, we present a new architectural transformation scheme that changes the circuit interconnections and the descriptions of constant multipliers. The scheme is based on numerical matrix transformation algorithms that allow a given matrix to be expressed as the product of several matrices and achieves significant hardware savings over conventional methods.
Author Chatterjee, Abhijit
Roy, Rabindra K.
Author_xml – sequence: 1
  givenname: Abhijit
  surname: Chatterjee
  fullname: Chatterjee, Abhijit
– sequence: 2
  givenname: Rabindra K.
  surname: Roy
  fullname: Roy, Rabindra K.
BookMark eNqFkDtrHDEUhQVxIPZ6y1RuVKXyrPUeqTSLnQQMbhJIJzSaO7uKR6ONpDWsf71nmUDK3ObCOd99cK7QxZQmQOgzJRtKhbyjshVabqgShvEPaG1aTbRpzay35gJdkpbrhhLy6xNal_KbzCUk5cZcov39hF32-1DB12N2I67ZTWVIOboa0oQPOe2yi3hWcDrUEMPbYqQB92EX6jxSTqVCLLg74Xgca2hGeIUR9-BTPKQSzvw1-ji4scD6b1-hn48PP7bfmqfnr9-390-NY0zxRgEXvdScUKJ4ryTRDDrW9kL1iiqvjQcBHVWUDMx1cvBGMyZ7p5RhvQHPV-jLsnd-_M8RSrUxFA_j6CZIx2I55VpxQWfwZgEDANhDDtHlk6WKECbk7N4urvPRdim9FEuJPadtl7TtkrbtcoDh39X_4PwdIhuAEw
ContentType Conference Proceeding
Copyright 1993 ACM
Copyright_xml – notice: 1993 ACM
DBID 6IE
6IL
CBEJK
RIE
RIL
7SC
8FD
JQ2
L7M
L~C
L~D
DOI 10.1145/157485.164923
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
Computer and Information Systems Abstracts
Technology Research Database
ProQuest Computer Science Collection
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts – Academic
Computer and Information Systems Abstracts Professional
DatabaseTitle Computer and Information Systems Abstracts
Technology Research Database
Computer and Information Systems Abstracts – Academic
Advanced Technologies Database with Aerospace
ProQuest Computer Science Collection
Computer and Information Systems Abstracts Professional
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE/IET Electronic Library (IEL) (UW System Shared)
  url: https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EndPage 348
ExternalDocumentID 1600245
Genre orig-research
Conference Paper
GroupedDBID 6IE
6IK
AAJGR
ACGHX
ACM
ADPZR
ALMA_UNASSIGNED_HOLDINGS
APO
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
GUFHI
OCL
RIB
RIC
RIE
123
29O
6IF
6IH
6IL
6IM
6IN
AAWTH
ACGFS
ADZIZ
CHZPO
IEGSK
IJVOP
IPLJI
M43
RIL
RNS
7SC
8FD
JQ2
L7M
LHSKQ
L~C
L~D
ID FETCH-LOGICAL-a2263-6e34d58301063d65082eb27d46d616c89ce4eb1610f2ab5fc98225da6692d9ec3
IEDL.DBID RIE
ISBN 9780897915779
0897915771
ISSN 0738-100X
IngestDate Fri Jul 11 01:25:27 EDT 2025
Tue Aug 26 22:19:11 EDT 2025
Wed Jan 31 06:49:53 EST 2024
Wed Jan 31 06:50:23 EST 2024
IsDoiOpenAccess false
IsOpenAccess true
IsPeerReviewed false
IsScholarly true
Language English
License Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from Permissions@acm.org
LinkModel DirectLink
MeetingName DAC93: The 30th ACM/IEEE Design Automation Conference
MergedId FETCHMERGED-LOGICAL-a2263-6e34d58301063d65082eb27d46d616c89ce4eb1610f2ab5fc98225da6692d9ec3
Notes SourceType-Conference Papers & Proceedings-1
ObjectType-Conference Paper-1
content type line 25
OpenAccessLink https://dl.acm.org/doi/pdf/10.1145/157485.164923
PQID 31386341
PQPubID 23500
PageCount 6
ParticipantIDs acm_books_10_1145_157485_164923
ieee_primary_1600245
acm_books_10_1145_157485_164923_brief
proquest_miscellaneous_31386341
PublicationCentury 1900
PublicationDate 19930701
19930000
19930601
PublicationDateYYYYMMDD 1993-07-01
1993-01-01
1993-06-01
PublicationDate_xml – month: 07
  year: 1993
  text: 19930701
  day: 01
PublicationDecade 1990
PublicationPlace New York, NY, USA
PublicationPlace_xml – name: New York, NY, USA
PublicationSeriesTitle ACM Conferences
PublicationTitle 30th ACM/IEEE Design Automation Conference
PublicationTitleAbbrev DAC
PublicationYear 1993
Publisher ACM
Publisher_xml – name: ACM
SSID ssj0000451399
ssj0004161
Score 1.3586059
Snippet Most behavioral synthesis tools perform limited architectural transformations to optimize hardware. In this paper, we present a new architectural...
SourceID proquest
ieee
acm
SourceType Aggregation Database
Publisher
StartPage 343
SubjectTerms Circuit synthesis
Computing methodologies -- Symbolic and algebraic manipulation -- Symbolic and algebraic algorithms -- Linear algebra algorithms
Control system synthesis
Digital systems
Equations
Flow graphs
Hardware
Hardware -- Electronic design automation -- Logic synthesis -- Circuit optimization
Hardware -- Integrated circuits -- Logic circuits -- Sequential circuits
High level synthesis
Integrated circuit interconnections
Mathematics of computing -- Mathematical analysis -- Numerical analysis -- Computations on matrices
Signal processing algorithms
Silicon compiler
Title An architectural transformation program for optimization of digital systems by multi-level decomposition
URI https://ieeexplore.ieee.org/document/1600245
https://www.proquest.com/docview/31386341
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1NT9wwEB0B4kAvtAXUhdL60N4aWMexHR8RH-qhAg5U2pvlj0m7UknQLovEv2fsZBekIlW9xVGsRB7HfuOZ9wbgC6JsTBllUbpKFpUreVE3wRQ1qmC092MRfC42oS8v68nEXK_BtxUXBhFz8hkepcscy49dWKSjsmOucqRwHda11j1Xa3WeknRSMrReciJ51kqlGZzkS8eTrP1otOFSaz4o7yzbZim-Wcljale1PCIvwuQSRi7cDoVX_lqt8xZ0sf1_H_8Wdp-5fOx6tUu9gzVs38ObFzKEO_D7pGUnzwEF94fdvICzXZv6pyQuRnfYFa0xtwN5k3UNO5v-SnVH2CB9zvwjy6Te4kdKR2JnmJLWh8ywXfh5cX5z-r0YKjAUjmCZKBSKKspaJMdRxATmSvLEdaxUVFyF2gSsaLEnCNaUzksyMuENGZ1SZH-DQezBRtu1-AGY8g3GUhF68b7yjfB1GEcXGsm9VzzEEXymobbJtZjbni0tbW8M2xtjBF__8YT1syk2I9hJo2_verkOOww8vWBpPku_UIqLuBa7xdwKLmpFu_n-6x0PYKvPckznLh9h4362wEPYDA_30_nsU56FT2dK1AI
linkProvider IEEE
linkToHtml http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1Lb9QwEB6VggRceLSI5VUf4EbadfxIfKwoVRHL0sMi7c3yYwIr0aTa7Vbi3zN2sttKICFucRQrkcexv_HM9w3AW0TVmDKqonRSFdKVvKibYIoadTCV92MRfC42UU2n9Xxuznfg_ZYLg4g5-QwP02WO5ccurNNR2RHXOVJ4B-4qKUves7W2JypJKSWD6w0rkme1VJrDScB0PM_qj6YyXFUVH7R3Nm2zkd-U6ojaslaH5EeYXMTIhYuh9Mof63XehE4f_d_nP4b9GzYfO9_uU09gB9un8PCWEOEe_Dhu2fFNSMH9ZLNbgLZrU_-UxsXoDvtKq8zFQN9kXcNOFt9T5RE2iJ8z_4tlWm8xSQlJ7ART2vqQG7YP304_zj6cFUMNhsIRMBOFRiGjqkVyHUVMcK4kX7yKUkfNdahNQEnLPYGwpnRekZkJcajotKYZYDCIZ7Dbdi0-B6Z9g7HUhF-8l74Rvg7j6EKjuPeahziCAxpqm5yLle350sr2xrC9MUbw7h9PWL9cYDOCvTT69rIX7LDDwNMLNuaz9BOlyIhrsVuvrOCi1rSfv_h7xwO4fzb7MrGTT9PPL-FBn_OYTmFewe7Vco2v4V64vlqslm_yjPwNnSXXSQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=DAC+93%3A+30th+ACM-IEEE+Design+Automation&rft.atitle=An+architectural+transformation+program+for+optimization+of+digital+systems+by+multi-level+decomposition&rft.au=Chatterjee%2C+Abhijit&rft.au=Roy%2C+Rabindra+K&rft.date=1993-06-01&rft.isbn=9780897915779&rft.spage=343&rft.epage=348&rft_id=info:doi/10.1145%2F157485.164923&rft.externalDBID=NO_FULL_TEXT
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0738-100X&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0738-100X&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0738-100X&client=summon