Performance-Driven Simultaneous Partitioning and Routing for Multi-FPGA Systems

A multi-FPGA system consists of multiple FPGAs connected by physical wires, and a circuit is partitioned to fit each FPGA and routed on the system by such physical wires. Due to the limited numbers of input/output (I/O) pins in an FPGA, however, not all signals can be transmitted between FPGAs direc...

Full description

Bibliographic Details

Published in:	2021 58th ACM/IEEE Design Automation Conference (DAC) pp. 1129 - 1134
Main Authors:	Chen, Ming-Hung, Chang, Yao-Wen, Wang, Jun-Jie
Format:	Conference Proceeding
Language:	English
Published:	IEEE 05.12.2021
Subjects:	Delays Design automation Partitioning algorithms Pins Routing Time division multiplexing Wires
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!