Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation

This paper considers simultaneous gate and wire sizing for general VLSI circuits under the Elmore delay model. We present a fast and exact algorithm which can minimize total area subject to maximum delay bound. The algorithm can be easily modified to give exact algorithms for optimizing several othe...

Full description

Saved in:
Bibliographic Details
Published in:Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design pp. 617 - 624
Main Authors: Chen, Chung-Ping, Chu, Chris C. N., Wong, D. F.
Format: Conference Proceeding Journal Article
Language:English
Published: New York, NY, USA ACM 1998
Series:ACM Conferences
Subjects:
Applied computing > Physical sciences and engineering > Engineering
Hardware > Very large scale integration design
Mathematics of computing > Mathematical software
ISBN:1581130082, 9781581130089
ISSN:1092-3152
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract This paper considers simultaneous gate and wire sizing for general VLSI circuits under the Elmore delay model. We present a fast and exact algorithm which can minimize total area subject to maximum delay bound. The algorithm can be easily modified to give exact algorithms for optimizing several other objectives (e.g. minimizing maximum delay or minimizing total area subject to arrival time specifications at all inputs and outputs). No previous algorithm for simultaneous gate and wire sizing can guarantee exact solutions for general circuits. Our algorithm is an iterative one with a guarantee on convergence to global optimal solutions. It is based on Lagrangian relaxation and `one-gate/wire-at-a-time' local optimizations, and is extremely economical and fast. For example, we can optimize a circuit with 27,648 gates and wires in about 36 minutes using under 23 MB memory on an IBM RS/6000 workstation.
AbstractList This paper considers simultaneous gate and wire sizing for general VLSI circuits under the Elmore delay model. We present a fast and exact algorithm which can minimize total area subject to maximum delay bound. The algorithm can be easily modified to give exact algorithms for optimizing several other objectives (e.g. minimizing maximum delay or minimizing total area subject to arrival time specifications at all inputs and outputs). No previous algorithm for simultaneous gate and wire sizing can guarantee exact solutions for general circuits. Our algorithm is an iterative one with a guarantee on convergence to global optimal solutions. It is based on Lagrangian relaxation and `one-gate/wire-at-a-time' local optimizations, and is extremely economical and fast. For example, we can optimize a circuit with 27,648 gates and wires in about 36 minutes using under 23 MB memory on an IBM RS/6000 workstation.
Author Chen, Chung-Ping
Chu, Chris C. N.
Wong, D. F.
Author_xml – sequence: 1
  givenname: Chung-Ping
  surname: Chen
  fullname: Chen, Chung-Ping
  organization: Intel Corporation, 2111 N.E., 25th Ave. Hillsboro, OR and Department of Computer Sciences, University of Texas at Austin, Austin, TX
– sequence: 2
  givenname: Chris C. N.
  surname: Chu
  fullname: Chu, Chris C. N.
  organization: Department of Computer Sciences, University of Texas at Austin, Austin, TX
– sequence: 3
  givenname: D. F.
  surname: Wong
  fullname: Wong, D. F.
  organization: Department of Computer Sciences, University of Texas at Austin, Austin, TX
BookMark eNqFkDFPwzAQhS1RJNrSkd0TEyk-O3acEVUUKlVigdm6OE5kSB2IE1H49QSCxMgtb3ifnk7fgsxCGxwhF8DWAKm85lrLVK-5zlmenZAFSA0gGNN8RubAcp4IkPyMrGJ8ZuOlErKUzclui7GnGErqjmh7Gv1haHoMrh0irbF3P92779xYffpQ0-KD7rHuMNQeA-1cg0fsfRvOyWmFTXSr31ySp-3t4-Y-2T_c7TY3-wQ5U1kimYDc8pJbjrJkqtIqA4TcSSy5tkwVLq0kl6qshCzzXMhMCs2cUphyC0IsyeW0-9q1b4OLvTn4aF3TTE8bPvIgGYzg1QSiPZiibV-iAWa-bZnJlplsmaLzrvrb_QcXX-RXaQs
ContentType Conference Proceeding
Journal Article
Copyright 1998 ACM
Copyright_xml – notice: 1998 ACM
DBID 7SC
8FD
JQ2
L7M
L~C
L~D
DOI 10.1145/288548.289097
DatabaseName Computer and Information Systems Abstracts
Technology Research Database
ProQuest Computer Science Collection
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts – Academic
Computer and Information Systems Abstracts Professional
DatabaseTitle Computer and Information Systems Abstracts
Technology Research Database
Computer and Information Systems Abstracts – Academic
Advanced Technologies Database with Aerospace
ProQuest Computer Science Collection
Computer and Information Systems Abstracts Professional
DatabaseTitleList Computer and Information Systems Abstracts
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EndPage 624
GroupedDBID 6IE
6IH
6IK
6IL
AAJGR
ACGHX
ACM
ADPZR
ALMA_UNASSIGNED_HOLDINGS
APO
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
GUFHI
IERZE
OCL
RIB
RIC
RIE
RIL
RIO
123
6IN
7SC
8FD
AAWTH
ADZIZ
CHZPO
FEDTE
JQ2
L7M
L~C
L~D
ID FETCH-LOGICAL-a2067-50319c2d2c2a5d06f8671a19e5ad28c06be4f5256df35d993575380e66a42c133
ISBN 1581130082
9781581130089
ISSN 1092-3152
IngestDate Fri Jul 11 11:33:36 EDT 2025
Wed Jan 31 06:45:42 EST 2024
IsDoiOpenAccess false
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
License Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from Permissions@acm.org
LinkModel OpenURL
MeetingName ICCAD '98: International Conference on Computer-Aided Design - 1998
MergedId FETCHMERGED-LOGICAL-a2067-50319c2d2c2a5d06f8671a19e5ad28c06be4f5256df35d993575380e66a42c133
Notes SourceType-Scholarly Journals-2
ObjectType-Feature-2
ObjectType-Conference Paper-1
content type line 23
SourceType-Conference Papers & Proceedings-1
ObjectType-Article-3
OpenAccessLink https://dl.acm.org/doi/pdf/10.1145/288548.289097
PQID 27531501
PQPubID 23500
PageCount 8
ParticipantIDs acm_books_10_1145_288548_289097_brief
acm_books_10_1145_288548_289097
proquest_miscellaneous_27531501
PublicationCentury 1900
PublicationDate 1998-00-00
PublicationDateYYYYMMDD 1998-01-01
PublicationDate_xml – year: 1998
  text: 1998-00-00
PublicationDecade 1990
PublicationPlace New York, NY, USA
PublicationPlace_xml – name: New York, NY, USA
PublicationSeriesTitle ACM Conferences
PublicationTitle Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design
PublicationYear 1998
Publisher ACM
Publisher_xml – name: ACM
SSID ssj0000451740
ssj0020286
Score 1.4184319
Snippet This paper considers simultaneous gate and wire sizing for general VLSI circuits under the Elmore delay model. We present a fast and exact algorithm which can...
SourceID proquest
acm
SourceType Aggregation Database
Publisher
StartPage 617
SubjectTerms Applied computing -- Physical sciences and engineering -- Engineering
Hardware -- Very large scale integration design
Mathematics of computing -- Mathematical software
Title Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation
URI https://www.proquest.com/docview/27531501
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV1Lb9QwELZoxR1EEeXpA5yiLInjR3zggAIVSLDaQ5F6ixzbKT0QUFPQwq9nxnaSXYpUceAS7dore-3P8YzH880Q8pz13oKajYu34Dk3yuTaG54z25leey-l5yHZhFqv67MzvUkG_TGkE1DDUG-3-tt_hRrKAGykzv4D3HOjUACfAXR4Auzw_EMj_qvw2cyF43T_jwS3DE91GDyh-RhCRCxWQDtz_vDiYMrykGPoSJe5HQePlO7IjNEp3W-RXjleoEuiGTy60qJJLtRhAGSo-oV2CNBvP5hzEInnuJcgd2a7d_vfJH5I8xn2nXwzjSZmqprjH2TNKluvZhGSHInfrLKTWIhT68dXOLyFxLhj04gkvz2bxusUYTocc0tRl3jnFnMUpX1WRsJnEtky0rCvSwOOgTNYXQv04qt1odUBOVCqiDy_2RaHMXYUL5D3N3eWwoFN3_UUn5WLl3sNolZjv1yT5EE9Ob1DjpYx02UB3CW3_HCPvEfIKMBCA2R0FzKKkIU6hIxGyGj3ky6Q0QWyI_Lp5O1p8y5PGTRyg2H5c4EcNcscs8wIV8geoxmaUnthHKttITvPewFar-sr4UBVBeW9qgt4Qw1ntqyq--Rw-Dr4B4R2UnHhlJKi67novK56Jb30cKBwEpT6Y_IM5qHFF2FsI9tdtHGm2jhTx-TFDb9oO1gqPbQ0zWULex1eYMUpaRn8O-ivfHhjX48AynldPSaHV5ff_RNy2_64uhgvnwb0fwOCt2m-
linkProvider IEEE
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Proceedings+of+the+1998+IEEE%2FACM+international+conference+on+Computer-aided+design&rft.atitle=Fast+and+exact+simultaneous+gate+and+wire+sizing+by+Lagrangian+relaxation&rft.au=Chen%2C+Chung-Ping&rft.au=Chu%2C+Chris+C.+N.&rft.au=Wong%2C+D.+F.&rft.series=ACM+Conferences&rft.date=1998-01-01&rft.pub=ACM&rft.isbn=1581130082&rft.spage=617&rft.epage=624&rft_id=info:doi/10.1145%2F288548.289097
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1092-3152&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1092-3152&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1092-3152&client=summon