On mask layout partitioning for electron projection lithography

Electron projection lithography (EPL) is a leading candidate for next generation lithography (NGL) in VLSI production. The membrane mask used in EPL is divided into sub-fields by struts for structural support. A layout must be partitioned into these sub-fields on mask and then stitched back together...

Celý popis

Uložené v:
Podrobná bibliografia
Vydané v:Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design s. 514 - 518
Hlavní autori: Tian, Ruiqi, Yu, Ronggang, Tang, Xiaoping, Wong, D. F.
Médium: Konferenčný príspevok..
Jazyk:English
Vydavateľské údaje: New York, NY, USA ACM 10.11.2002
IEEE
Edícia:ACM Conferences
Predmet:
ISBN:0780376072, 9780780376076
ISSN:1092-3152
On-line prístup:Získať plný text
Tagy: Pridať tag
Žiadne tagy, Buďte prvý, kto otaguje tento záznam!
Abstract Electron projection lithography (EPL) is a leading candidate for next generation lithography (NGL) in VLSI production. The membrane mask used in EPL is divided into sub-fields by struts for structural support. A layout must be partitioned into these sub-fields on mask and then stitched back together by the EPL tool on wafer. To minimize possible stitching errors, partitioning of a mask layout should minimize cuts of layout features in the overlapping area between two adjacent sub-fields. This paper presents the first formulation of the mask layout partitioning problem for EPL as a graph problem. The graph formulation is optimally solved with a shortest path approach. Two other techniques are also presented to speed up computation. Experimental runs on data from a real industry design show excellent results.
AbstractList Electron projection lithography (EPL) is a leading candidate for next generation lithography (NGL) in VLSI production. The membrane mask used in EPL is divided into sub-fields by struts for structural support. A layout must be partitioned into these sub-fields on mask and then stitched back together by the EPL tool on wafer. To minimize possible stitching errors, partitioning of a mask layout should minimize cuts of layout features in the overlapping area between two adjacent sub-fields. This paper presents the first formulation of the mask layout partitioning problem for EPL as a graph problem. The graph formulation is optimally solved with a shortest path approach. Two other techniques are also presented to speed up computation. Experimental runs on data from a real industry design show excellent results.
Author Tian, Ruiqi
Yu, Ronggang
Wong, D. F.
Tang, Xiaoping
Author_xml – sequence: 1
  givenname: Ruiqi
  surname: Tian
  fullname: Tian, Ruiqi
  organization: Motorola Inc., Austin, TX
– sequence: 2
  givenname: Ronggang
  surname: Yu
  fullname: Yu, Ronggang
  organization: University of Texas at Austin, Austin, TX
– sequence: 3
  givenname: Xiaoping
  surname: Tang
  fullname: Tang, Xiaoping
  organization: Silicon Perspective, a Cadence Company, San Jose, CA
– sequence: 4
  givenname: D. F.
  surname: Wong
  fullname: Wong, D. F.
  organization: University of Illinois at Urbana-Champaign, Urbana, IL
BackLink http://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=15670919$$DView record in Pascal Francis
BookMark eNqNkE1LAzEQhgNWsK09et-LntyaZPN5Eil-QaEXPYfZmLTb7iY12R76711pwatzeQfm4WV4JmgUYnAI3RA8J4TxBykZl3Q-hGDqAk2wVLiSAks6QmOCNS0rwukVmuW8xcMwjoXQY_S4CkUHeVe0cIyHvthD6pu-iaEJ68LHVLjW2T7FUOxT3A7rcCrapt_EdYL95niNLj202c3OOUWfL88fi7dyuXp9XzwtSyBa9qUkXgpbCecVqcFqSRQXoKgGRrzn1gMWijuQXjOqaM0oU1YSq63SX1rU1RTdnXqHN74PLvema7J1bQvBxUM2FamUxIIN4O0ZhGyh9QmCbbLZp6aDdDSEC4k10X-FYDtTx7jLhmDz69KcXJqTywG8_xdo6tQ4X_0ALxZz-A
ContentType Conference Proceeding
Copyright 2002 ACM
2004 INIST-CNRS
Copyright_xml – notice: 2002 ACM
– notice: 2004 INIST-CNRS
DBID IQODW
7SC
8FD
JQ2
L7M
L~C
L~D
DOI 10.1145/774572.774648
DatabaseName Pascal-Francis
Computer and Information Systems Abstracts
Technology Research Database
ProQuest Computer Science Collection
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts – Academic
Computer and Information Systems Abstracts Professional
DatabaseTitle Computer and Information Systems Abstracts
Technology Research Database
Computer and Information Systems Abstracts – Academic
Advanced Technologies Database with Aerospace
ProQuest Computer Science Collection
Computer and Information Systems Abstracts Professional
DatabaseTitleList Computer and Information Systems Abstracts

DeliveryMethod fulltext_linktorsrc
Discipline Applied Sciences
Engineering
EndPage 518
ExternalDocumentID 15670919
Genre Conference Paper
GroupedDBID 6IE
6IH
6IK
6IL
AAJGR
AAVQY
ACM
ADPZR
ALMA_UNASSIGNED_HOLDINGS
APO
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
GUFHI
LHSKQ
OCL
RIB
RIC
RIE
RIL
RIO
123
6IF
6IN
AAWTH
ABLEC
ADZIZ
CHZPO
FEDTE
IEGSK
IJVOP
IQODW
M43
7SC
8FD
JQ2
L7M
L~C
L~D
ID FETCH-LOGICAL-a197t-71f76c36ef81bac971856a829a41ff5cfa0685ea7f94282b4248c71c9c89d96b3
ISBN 0780376072
9780780376076
ISSN 1092-3152
IngestDate Fri Jul 11 15:09:30 EDT 2025
Tue Mar 18 02:08:17 EDT 2025
Wed Jan 31 06:46:50 EST 2024
Sun Dec 01 06:31:10 EST 2024
IsPeerReviewed false
IsScholarly false
Keywords Computation time
Microelectronic fabrication
Integrated circuit layout
VLSI circuit
Circuit design
Partitioning
Electron beam lithography
Integrated circuit
Shortest path
Layout problem
Computer aided design
Wafer
Language English
License Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from Permissions@acm.org
CC BY 4.0
LinkModel OpenURL
MeetingName ICCAD02: 2002 IEEE / ACM International Conference on Computer Aided Design
MergedId FETCHMERGED-LOGICAL-a197t-71f76c36ef81bac971856a829a41ff5cfa0685ea7f94282b4248c71c9c89d96b3
Notes SourceType-Conference Papers & Proceedings-1
ObjectType-Conference Paper-1
content type line 25
PQID 31387064
PQPubID 23500
PageCount 5
ParticipantIDs proquest_miscellaneous_31387064
pascalfrancis_primary_15670919
acm_books_10_1145_774572_774648
acm_books_10_1145_774572_774648_brief
PublicationCentury 2000
PublicationDate 20021110
2002
PublicationDateYYYYMMDD 2002-11-10
2002-01-01
PublicationDate_xml – month: 11
  year: 2002
  text: 20021110
  day: 10
PublicationDecade 2000
PublicationPlace New York, NY, USA
PublicationPlace_xml – name: New York, NY, USA
– name: Piscataway NJ
PublicationSeriesTitle ACM Conferences
PublicationTitle Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design
PublicationYear 2002
Publisher ACM
IEEE
Publisher_xml – name: ACM
– name: IEEE
SSID ssj0000450669
ssj0020286
Score 1.3136619
Snippet Electron projection lithography (EPL) is a leading candidate for next generation lithography (NGL) in VLSI production. The membrane mask used in EPL is divided...
SourceID proquest
pascalfrancis
acm
SourceType Aggregation Database
Index Database
Publisher
StartPage 514
SubjectTerms Applied sciences
Computing methodologies -- Artificial intelligence -- Search methodologies
Computing methodologies -- Artificial intelligence -- Search methodologies -- Discrete space search
Computing methodologies -- Artificial intelligence -- Search methodologies -- Game tree search
Design. Technologies. Operation analysis. Testing
Electronics
Exact sciences and technology
Hardware -- Integrated circuits -- Semiconductor memory
Hardware -- Very large scale integration design
Integrated circuits
Mathematics of computing -- Discrete mathematics -- Graph theory -- Paths and connectivity problems
Microelectronic fabrication (materials and surfaces technology)
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Title On mask layout partitioning for electron projection lithography
URI https://www.proquest.com/docview/31387064
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV1Lj9MwELa6Kw5wAZZFlMfiA5yiLGkS2_EJVQuUStAU1IpyipyHRcVutmq6q-WP8HuZiZ30hbTiwCWtrCgPz5d5eeYzIa-YyIMo4toF3Ze7GDG4aIZdmXGRKa5yrWoS109iNIpmMznudH43vTDX56Iso5sbufivooYxEDa2zv6DuNuLwgD8B6HDEcQOxx2P-K_Gx6wY1Uv_NT0rymChFtin6zoY2iGDwtnnnVTguvEPVw-arR7c_jwvsFJ5XeVhbhKXzoWqfjrn6hfWNS8Qf01mt-YQt5vrODbRgxgDf__HJj82rvJMh1-GzmTYb9eDvsajwaA_Gjjfp83QbNiPx5hTm_RH7UZg32LTa_Xu1JYmN4kLfydxsRfMgrPiYYmO2Q_G6mNPIqeiIbm1OpaZrlNrrplR3_uWIETSDHBumfBP4YcbQs9txu0dS9jWJ0JQK8CRkgfkQAjPdAW2mTtwgsFPk21YDx5a3cPWPGqdHLKv4luOp_bVGprXkL3ZejZ0jrILrMxVFQBDm11V9hyE2uuZPCDHa1jQcQu2h6RTlEfkvg1gqDUP1RG5t8Fu-Yi8jUuKKKEGJXQTJRRQQhuU0DVK6AZKjsn0w_vJ2UfX7tfhqp4UK1f0tOBZwAsNsZDKJLg9jKvIlyrsac0yrTwesUIJLSHo9dPQD6NM9DKZRTKXPA0ek8PysiyeEMp0ymXKwpSnUShBYYgCzvHy1PcxgMi75CVMV4KfXZWY3nqWmAlNzIR2yetbzkjS5bzQXXKyNeXJwrC8JA0G4FaNDBJQvbiepsri8qpKgl6AVQLh09su8YzcXX8Az8nhanlVvCB3suvVvFqe1Oj6A29wlfY
linkProvider IEEE
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Digest+of+technical+papers+-+IEEE%2FACM+International+Conference+on+Computer-Aided+Design&rft.atitle=On+mask+layout+partitioning+for+electron+projection+lithography&rft.au=RUIQI+TIAN&rft.au=RONGGANG+YU&rft.au=XIAOPING+TANG&rft.au=WONG%2C+D.+F&rft.date=2002-01-01&rft.pub=IEEE&rft.isbn=9780780376076&rft.issn=1092-3152&rft.spage=514&rft.epage=518&rft_id=info:doi/10.1145%2F774572.774648&rft.externalDBID=n%2Fa&rft.externalDocID=15670919
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1092-3152&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1092-3152&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1092-3152&client=summon