Low complexity LDPC code decoders for next generation standards

This paper presents the design of low complexity LDPC codes decoders for the upcoming WiFi (IEEE 802.11n), WiMax (IEEE802.16e) and DVB-S2 standards. A complete exploration of the design space spanning from the decoding schedules, the node processing approximations up to the top-level decoder archite...

Full description

Saved in:
Bibliographic Details
Published in:2007 Design, Automation & Test in Europe Conference & Exhibition : Nice, France, 16-20 April 2007 pp. 331 - 336
Main Authors: Brack, T., Alles, M., Lehnigk-Emden, T., Kienle, F., Wehn, N., L'Insalata, N. E., Rossi, F., Rovini, M., Fanucci, L.
Format: Conference Proceeding
Language:English
Published: San Jose, CA, USA EDA Consortium 16.04.2007
Series:ACM Conferences
Subjects:
ISBN:3981080122, 9783981080124
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract This paper presents the design of low complexity LDPC codes decoders for the upcoming WiFi (IEEE 802.11n), WiMax (IEEE802.16e) and DVB-S2 standards. A complete exploration of the design space spanning from the decoding schedules, the node processing approximations up to the top-level decoder architecture is detailed. According to this search state-of-the-art techniques for a low complexity design have been adopted in order to meet feasible high throughput decoder implementations. An analysis of the standardized codes from the decoder-aware point of view is also given, presenting, for each one, the implementation challenges (multi rates-length codes) and bottlenecks related to the complete coverage of the standards. Synthesis results on a present 65nm CMOS technology are provided on a generic decoder architecture.
AbstractList This paper presents the design of low complexity LDPC codes decoders for the upcoming WiFi (IEEE 802.11n), WiMax (IEEE802.16e) and DVB-S2 standards. A complete exploration of the design space spanning from the decoding schedules, the node processing approximations up to the top-level decoder architecture is detailed. According to this search state-of-the-art techniques for a low complexity design have been adopted in order to meet feasible high throughput decoder implementations. An analysis of the standardized codes from the decoder-aware point of view is also given, presenting, for each one, the implementation challenges (multi rates-length codes) and bottlenecks related to the complete coverage of the standards. Synthesis results on a present 65nm CMOS technology are provided on a generic decoder architecture.
Author Kienle, F.
L'Insalata, N. E.
Alles, M.
Brack, T.
Lehnigk-Emden, T.
Rossi, F.
Rovini, M.
Wehn, N.
Fanucci, L.
Author_xml – sequence: 1
  givenname: T.
  surname: Brack
  fullname: Brack, T.
  organization: University of Kaiserslautern, Kaiserslautern, Germany
– sequence: 2
  givenname: M.
  surname: Alles
  fullname: Alles, M.
  organization: University of Kaiserslautern, Kaiserslautern, Germany
– sequence: 3
  givenname: T.
  surname: Lehnigk-Emden
  fullname: Lehnigk-Emden, T.
  organization: University of Kaiserslautern, Kaiserslautern, Germany
– sequence: 4
  givenname: F.
  surname: Kienle
  fullname: Kienle, F.
  organization: University of Kaiserslautern, Kaiserslautern, Germany
– sequence: 5
  givenname: N.
  surname: Wehn
  fullname: Wehn, N.
  organization: University of Kaiserslautern, Kaiserslautern, Germany
– sequence: 6
  givenname: N. E.
  surname: L'Insalata
  fullname: L'Insalata, N. E.
  organization: University of Pisa, Pisa, Italy
– sequence: 7
  givenname: F.
  surname: Rossi
  fullname: Rossi, F.
  organization: University of Pisa, Pisa, Italy
– sequence: 8
  givenname: M.
  surname: Rovini
  fullname: Rovini, M.
  organization: University of Pisa, Pisa, Italy
– sequence: 9
  givenname: L.
  surname: Fanucci
  fullname: Fanucci, L.
  organization: University of Pisa, Pisa, Italy
BookMark eNqNkDtPwzAUhS0BErR0ZvWEWFp8_YozIVSeUiQYYLYc-wYFUrvEqSj_nlTtD-Asn650zh2-CTmOKSIhF8AWasw1cK2F1osdpSiOyESUBphhwPkpmeX8ycaIUoIqz8hNlX6oT6t1h9t2-KXV3etyvAPSgDv0mTappxG3A_3AiL0b2hRpHlwMrg_5nJw0rss4O3BK3h_u35ZP8-rl8Xl5W80dGDPMlfai0MaDNM7VUDSsRBWU8owFU3gmA0LdyACGC-kNGlUy5WvOg1RaGiWm5HL_d92n7w3mwa7a7LHrXMS0yVYAL8DIYiwu9kXnV7ZO6StbYHZnxh7M2IMZW_ctNuPg6p8D8QeVmWT9
ContentType Conference Proceeding
DBID 7SC
8FD
JQ2
L7M
L~C
L~D
DOI 10.5555/1266366.1266437
DatabaseName Computer and Information Systems Abstracts
Technology Research Database
ProQuest Computer Science Collection
Advanced Technologies Database with Aerospace
Computer and Information Systems Abstracts – Academic
Computer and Information Systems Abstracts Professional
DatabaseTitle Computer and Information Systems Abstracts
Technology Research Database
Computer and Information Systems Abstracts – Academic
Advanced Technologies Database with Aerospace
ProQuest Computer Science Collection
Computer and Information Systems Abstracts Professional
DatabaseTitleList
Computer and Information Systems Abstracts
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EndPage 336
Genre Conference Paper
GroupedDBID 6IE
6IF
6IK
6IL
6IN
AAJGR
AARBI
ACM
ADPZR
ALMA_UNASSIGNED_HOLDINGS
APO
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
GUFHI
IERZE
OCL
RIB
RIC
RIE
RIL
7SC
8FD
AAWTH
JQ2
L7M
LHSKQ
L~C
L~D
ID FETCH-LOGICAL-a188t-56c3768c148aab17f09e5d55c00d87c04de1bf4d18234c8e85905cb22d4564853
ISBN 3981080122
9783981080124
ISICitedReferencesCount 18
ISICitedReferencesURI http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000252175700056&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
IngestDate Fri Jul 11 04:36:20 EDT 2025
Wed Jan 31 06:47:12 EST 2024
Wed Jan 31 06:37:33 EST 2024
IsDoiOpenAccess false
IsOpenAccess true
IsPeerReviewed false
IsScholarly true
Language English
LinkModel OpenURL
MeetingName DATE07: Design, Automation and Test in Europe
MergedId FETCHMERGED-LOGICAL-a188t-56c3768c148aab17f09e5d55c00d87c04de1bf4d18234c8e85905cb22d4564853
Notes SourceType-Conference Papers & Proceedings-1
ObjectType-Conference Paper-1
content type line 25
PQID 31271847
PQPubID 23500
PageCount 6
ParticipantIDs acm_books_10_5555_1266366_1266437_brief
proquest_miscellaneous_31271847
acm_books_10_5555_1266366_1266437
PublicationCentury 2000
PublicationDate 20070416
20070401
PublicationDateYYYYMMDD 2007-04-16
2007-04-01
PublicationDate_xml – month: 04
  year: 2007
  text: 20070416
  day: 16
PublicationDecade 2000
PublicationPlace San Jose, CA, USA
PublicationPlace_xml – name: San Jose, CA, USA
PublicationSeriesTitle ACM Conferences
PublicationTitle 2007 Design, Automation & Test in Europe Conference & Exhibition : Nice, France, 16-20 April 2007
PublicationYear 2007
Publisher EDA Consortium
Publisher_xml – name: EDA Consortium
SSID ssj0000394159
Score 1.728564
Snippet This paper presents the design of low complexity LDPC codes decoders for the upcoming WiFi (IEEE 802.11n), WiMax (IEEE802.16e) and DVB-S2 standards. A complete...
SourceID proquest
acm
SourceType Aggregation Database
Publisher
StartPage 331
SubjectTerms Mathematics of computing
Mathematics of computing -- Information theory
Mathematics of computing -- Information theory -- Coding theory
Title Low complexity LDPC code decoders for next generation standards
URI https://www.proquest.com/docview/31271847
WOSCitedRecordID wos000252175700056&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV1Lb9NAEF6lFQc48SgiUGCRqDhEBttre9cnVLWJkLBCDq6Um7Veb8AicYqTtPkd_GJmvH61VKo4kIPjx8pazTfeeew8CHmvVCpBDLsWU0FgeZ6UVpppZQktuQRzI9XBomo2wadTMZ-Hs8Hgd5MLc7XkRSH2-_Dyv0IN9wBsTJ39B7jbl8INOAfQ4Qiww_GWRnyn8EGvIKwiGJdRffe77XrVgRyDEEAXh3HC9_L9qqdj7Jadm8HsFLlEN8qtOXMCIAJormW-xFqEvM9w0fraBKjrPWr20fnsbIQJ8yMABRuuVYUfRgUIA2zbrGvOa1wZnbe-lOpm9Pbpsu7L3TqJIv2jyL__tMaretVsx36FlWrZi1hu_Bm8FwbTmLUsFBj66Lheb2ltMrt0fRXcJQB8-KEvAtQOFgQf8d8zRWVultqefksmF1GUxON5fMIml78s7EOG-_Un7NzwxAE54Nw2GYGt185mIWg8ISYJNXN0TRmnbs6mgBTO5NOteaAGpFZ_Sf1KlYkfk6MOdDprOegJGejiKXnUq0_5jHwGTGmHKUVMKYJJG0wpYEoRU9phSltMj8jFZByffbHqjhuWdITYWn6gQOAIBTaylKnDF3ao_cz3lW1ngivby7SDkZ1glDJPCS380PZV6roZViUCze85OSzWhX5BqC0dJYMQ9NHM83AvGGzfTEuXZyA1tGRD8g5okeCHs0nAEkV6JTW9kppeQ_Lh3jFJWuZ6MSRvG5omsD7ippcs9Hq3SZjjgvrl8Zf3jnhFHnb8eEwOt-VOvyYP1NU235RvKj74A-wreCU
linkProvider IEEE
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2007+Design%2C+Automation+%26+Test+in+Europe+Conference+%26+Exhibition+%3A+Nice%2C+France%2C+16-20+April+2007&rft.atitle=Low+complexity+LDPC+code+decoders+for+next+generation+standards&rft.au=Brack%2C+T&rft.au=Alles%2C+M&rft.au=Lehnigk-Emden%2C+T&rft.au=Kienle%2C+F&rft.date=2007-04-01&rft.isbn=9783981080124&rft.spage=331&rft.epage=336&rft_id=info:doi/10.5555%2F1266366.1266437&rft.externalDBID=NO_FULL_TEXT
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9783981080124/lc.gif&client=summon&freeimage=true
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9783981080124/mc.gif&client=summon&freeimage=true
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=9783981080124/sc.gif&client=summon&freeimage=true