Graph-partitioning based instruction scheduling for clustered processors
This work presents a novel scheme to schedule loops for clustered microarchitectures. The scheme is based on a preliminary cluster assignment phase implemented through graph partitioning techniques followed by a scheduling phase that integrates register allocation and spill code generation. The grap...
Gespeichert in:
| Veröffentlicht in: | Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture S. 150 - 159 |
|---|---|
| Hauptverfasser: | , , , |
| Format: | Tagungsbericht Journal Article |
| Sprache: | Englisch |
| Veröffentlicht: |
Washington, DC, USA
IEEE Computer Society
01.01.2001
|
| Schriftenreihe: | ACM Conferences |
| Schlagworte: |
Theory of computation
> Design and analysis of algorithms
> Approximation algorithms analysis
> Scheduling algorithms
Theory of computation
> Design and analysis of algorithms
> Online algorithms
> Online learning algorithms
Theory of computation
> Design and analysis of algorithms
> Online algorithms
> Online learning algorithms
> Scheduling algorithms
|
| ISBN: | 0769513697, 9780769513690 |
| ISSN: | 1072-4451 |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Abstract | This work presents a novel scheme to schedule loops for clustered microarchitectures. The scheme is based on a preliminary cluster assignment phase implemented through graph partitioning techniques followed by a scheduling phase that integrates register allocation and spill code generation. The graph partitioning scheme is shown to be very effective due to its global view of the whole code while the partition is generated. Results show a significant speedup when compared with previously proposed techniques. For some processor configuration the average speedup for the SPECfp95 is 23% with respect to the published scheme with the best performance. Besides, the proposed scheme is much faster (between 2-7 times, depending on the configuration). |
|---|---|
| AbstractList | This work presents a novel scheme to schedule loops for clustered microarchitectures. The scheme is based on a preliminary cluster assignment phase implemented through graph partitioning techniques followed by a scheduling phase that integrates register allocation and spill code generation. The graph partitioning scheme is shown to be very effective due to its global view of the whole code while the partition is generated. Results show a significant speedup when compared with previously proposed techniques. For some processor configuration the average speedup for the SPECfp95 is 23% with respect to the published scheme with the best performance. Besides, the proposed scheme is much faster (between 2-7 times, depending on the configuration). |
| Author | González, Antonio Aletà, Alex Codina, Josep M. Sánchez, Jesús |
| Author_xml | – sequence: 1 givenname: Alex surname: Aletà fullname: Aletà, Alex organization: Universitat Politècnica de Catalunya, Barcelona, SPAIN – sequence: 2 givenname: Josep M. surname: Codina fullname: Codina, Josep M. organization: Universitat Politècnica de Catalunya, Barcelona, SPAIN – sequence: 3 givenname: Jesús surname: Sánchez fullname: Sánchez, Jesús organization: Universitat Politècnica de Catalunya, Barcelona, SPAIN – sequence: 4 givenname: Antonio surname: González fullname: González, Antonio organization: Universitat Politècnica de Catalunya, Barcelona, SPAIN |
| BookMark | eNqFkM1Lw0AQxResYFt79J6TJ1P3e7NHKdoKBS96Xjb7YaNptu4k_78pKXj0wTAw8-M9eAs061IXELojeC1GPQrJtK7WQnJM9BVaYCW1IExqNUNzghUtORfkBq0AvvAopbRQeI5222xPh_Jkc9_0Teqa7rOoLQRfNB30eXDnYwHuEPzQnp8x5cK1A_Qhj9ApJxcAUoZbdB1tC2F12Uv08fL8vtmV-7ft6-ZpX1pS8b7UhPCKi-iErYX3kUqGI2YVEZZGFTwVNDiFPQ9ejuOZ99pTxSKvqCaVZkt0P_mO0T9DgN4cG3ChbW0X0gCGSiVIJeUIPkygdUdTp_QNhmBzLstMZZmpLFPnJsQ_339w9gumD2s9 |
| ContentType | Conference Proceeding Journal Article |
| Copyright | Copyright (c) 2001 Institute of Electrical and Electronics Engineers, Inc. All rights reserved. |
| Copyright_xml | – notice: Copyright (c) 2001 Institute of Electrical and Electronics Engineers, Inc. All rights reserved. |
| DBID | 7SC 8FD JQ2 L7M L~C L~D |
| DOI | 10.5555/563998.564019 |
| DatabaseName | Computer and Information Systems Abstracts Technology Research Database ProQuest Computer Science Collection Advanced Technologies Database with Aerospace Computer and Information Systems Abstracts Academic Computer and Information Systems Abstracts Professional |
| DatabaseTitle | Computer and Information Systems Abstracts Technology Research Database Computer and Information Systems Abstracts – Academic Advanced Technologies Database with Aerospace ProQuest Computer Science Collection Computer and Information Systems Abstracts Professional |
| DatabaseTitleList | Computer and Information Systems Abstracts |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Computer Science |
| EndPage | 159 |
| GroupedDBID | 6IE 6IK 6IL AAJGR AAVQY ACM ADPZR ALMA_UNASSIGNED_HOLDINGS APO BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK GUFHI OCL RIB RIC RIE RIL -~X 123 29O 6IN 7SC 8FD AAWTH ADZIZ CHZPO IPLJI JQ2 L7M L~C L~D M43 RNS |
| ID | FETCH-LOGICAL-a184t-9114845fc5ab5ddf2630f03815a2f7ed252ec70d4ed64edd3dd9d273f48291893 |
| ISBN | 0769513697 9780769513690 |
| ISICitedReferencesCount | 24 |
| ISICitedReferencesURI | http://www.webofscience.com/api/gateway?GWVersion=2&SrcApp=Summon&SrcAuth=ProQuest&DestLinkType=CitingArticles&DestApp=WOS_CPL&KeyUT=000173315400014&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| ISSN | 1072-4451 |
| IngestDate | Thu Oct 02 11:19:06 EDT 2025 Wed Jan 31 06:45:26 EST 2024 |
| IsPeerReviewed | false |
| IsScholarly | true |
| Language | English |
| LinkModel | OpenURL |
| MeetingName | MICRO-34: The 34th International Symposium on Microarchitecture |
| MergedId | FETCHMERGED-LOGICAL-a184t-9114845fc5ab5ddf2630f03815a2f7ed252ec70d4ed64edd3dd9d273f48291893 |
| Notes | SourceType-Scholarly Journals-2 ObjectType-Feature-2 ObjectType-Conference Paper-1 content type line 23 SourceType-Conference Papers & Proceedings-1 ObjectType-Article-3 |
| PQID | 26751866 |
| PQPubID | 23500 |
| PageCount | 10 |
| ParticipantIDs | acm_books_10_5555_563998_564019_brief proquest_miscellaneous_26751866 acm_books_10_5555_563998_564019 |
| PublicationCentury | 2000 |
| PublicationDate | 2001-01-01 |
| PublicationDateYYYYMMDD | 2001-01-01 |
| PublicationDate_xml | – month: 01 year: 2001 text: 2001-01-01 day: 01 |
| PublicationDecade | 2000 |
| PublicationPlace | Washington, DC, USA |
| PublicationPlace_xml | – name: Washington, DC, USA |
| PublicationSeriesTitle | ACM Conferences |
| PublicationTitle | Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture |
| PublicationYear | 2001 |
| Publisher | IEEE Computer Society |
| Publisher_xml | – name: IEEE Computer Society |
| SSID | ssj0000779570 ssj0008695 |
| Score | 1.6960287 |
| Snippet | This work presents a novel scheme to schedule loops for clustered microarchitectures. The scheme is based on a preliminary cluster assignment phase implemented... |
| SourceID | proquest acm |
| SourceType | Aggregation Database Publisher |
| StartPage | 150 |
| SubjectTerms | Software and its engineering Software and its engineering -- Software notations and tools Software and its engineering -- Software notations and tools -- Compilers Theory of computation Theory of computation -- Design and analysis of algorithms Theory of computation -- Design and analysis of algorithms -- Approximation algorithms analysis Theory of computation -- Design and analysis of algorithms -- Approximation algorithms analysis -- Scheduling algorithms Theory of computation -- Design and analysis of algorithms -- Online algorithms Theory of computation -- Design and analysis of algorithms -- Online algorithms -- Online learning algorithms Theory of computation -- Design and analysis of algorithms -- Online algorithms -- Online learning algorithms -- Scheduling algorithms Theory of computation -- Models of computation Theory of computation -- Models of computation -- Concurrency Theory of computation -- Models of computation -- Concurrency -- Parallel computing models Theory of computation -- Theory and algorithms for application domains Theory of computation -- Theory and algorithms for application domains -- Machine learning theory Theory of computation -- Theory and algorithms for application domains -- Machine learning theory -- Reinforcement learning Theory of computation -- Theory and algorithms for application domains -- Machine learning theory -- Reinforcement learning -- Sequential decision making |
| Title | Graph-partitioning based instruction scheduling for clustered processors |
| URI | https://www.proquest.com/docview/26751866 |
| WOSCitedRecordID | wos000173315400014&url=https%3A%2F%2Fcvtisr.summon.serialssolutions.com%2F%23%21%2Fsearch%3Fho%3Df%26include.ft.matches%3Dt%26l%3Dnull%26q%3D |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://cvtisr.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV1La9wwEBab0ENvDU1p-vShPQWnki1Z0nEb2uSyIYcUcjOyJUFh1w51NqT5Rf2ZmZH82GwKoYcurNkV8oidb9YzmpcI-SRzpWpX2VRU2qS8ADE2pjJpxb32jJtaViocNiHPztTlpT6fzf4MtTA3S9k06vZWX_1XqGEMwMbS2X-AeyQKA_AZQIcrwA7XLYv4r8rnfBzshvh_zkP9WmikPz9eAGnc4oVOEZMzsPu9wgSu9QrDBwtM09uMMWxK1gn2uE6vUOYGby7qQmziNHajPYRNMyix5ZCnWS_X2JHBYVOCUJnQTlGkOYhOiNfToeJmDIy08DvMGKg4XByNDqFwA2tglbuYpNPhyNf5SPWkbe7ipGWcMsfTkmPWWQDCdSCHi42Sx4ceELblAQksG87AGJJdp20ylQVYkXkR04D75zSL3W57lc9iU_JtbSLgBZAINOLUkShgK6p3yI6ULNYJjr48KqUWkkavUL9Y39xp-E5jf1ck-eUBQbSK6tUjSyCYNxcvyP7EhWQSoD0yc81LcvoY8CQAnmwAnkyAJwB4MgKeTIDvkx_fv10cn6b9ARypgY3_NSpCrrjwtTCVsNZnRU49hpaFybx0NhOZqyW13NkC3ja3Vluwhz1XmWZgCb8iu03buNcksZ7WjNbCGsU4c1R7JasKtEVmvOc2OyAfgQ0l_o-6EjamyKgyMqqMjDogn5-YUVYgOx4oDaws4VGJ8S_TuHbdlVmBMcaiePPkWm_J80nQ3pFd4KV7T57VN9c_u18fAvj3_jSEbQ |
| linkProvider | IEEE |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Proceedings+of+the+34th+annual+ACM%2FIEEE+international+symposium+on+Microarchitecture&rft.atitle=Graph-partitioning+based+instruction+scheduling+for+clustered+processors&rft.au=Alet%C3%A0%2C+Alex&rft.au=Codina%2C+Josep+M.&rft.au=S%C3%A1nchez%2C+Jes%C3%BAs&rft.au=Gonz%C3%A1lez%2C+Antonio&rft.series=ACM+Conferences&rft.date=2001-01-01&rft.pub=IEEE+Computer+Society&rft.isbn=0769513697&rft.spage=150&rft.epage=159&rft_id=info:doi/10.5555%2F563998.564019 |
| thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1072-4451&client=summon |
| thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1072-4451&client=summon |
| thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1072-4451&client=summon |